

**IMAGE PROCESSING VIA VLSI**

**A Concept Paper**

**Robert Nathan, Ph.D.**

**19 January 1981**

## Image Processing via VLSI

Abstract

The general purpose digital computer is not able to handle the data rates and subsequent throughput requirements of data systems in the mid-80's and early 90's. In particular vast quantities of image data will have to be calibrated, geometrically projected, mosaicked and otherwise manipulated and merged at rates that far exceed the capacities of present systems. Even the "super" computers, some of which have been designed explicitly for image processing, promise insufficient throughput capacity. Implementing specific image processing algorithms via Very Large Scale Integrated systems offers a potent solution to this perplexing problem. Two algorithms stand out as being particularly critical -- geometric map transformation and filtering or correlation. These two functions form the basis for data calibration, registration and mosaicking. VLSI presents itself as an inexpensive ancillary function to be added to almost any general purpose computer and if the geometry and filter algorithms are implemented in VLSI, the processing rate bottleneck would be significantly relieved. This work develops the set of image processing functions that limit present systems to deal with future throughput needs, translates these functions to algorithms, implements via VLSI technology and interfaces the hardware to a general purpose digital computer.

Objectives

- \* Design and fabricate special purpose VLSI chips to perform specific image processing algorithms.
- \* Integrate such chips into interface systems which are under the control of a central general purpose processor assigned to image processing.

- \* In particular, design and test filter system and a cubic spline geometric reprojection system.
- \* Examine and develop VLSI design concepts for other image processing requirements.

### Motivation

Bracken (1) has spelled out the need for improving the processing speed of image data collected from an ever increasing array of satellites each with a larger information bandwidth than its predecessor. The processing problem has several dimensions.

- \* In order to enable the end user to use new information, the data must be restructured to match a previous information base. A common requirement is to reproject and register images taken from an oblique satellite view to a normal projection on the surface. This reprojection along with the need to correct for any systematic camera distortions requires that images be stretched like a "rubber sheet" to fit the desired reprojection. This shift which entails many rotations and magnifications within each image requires relocation of interpolated data to locations which may be far distant from some original position.
- \* In order to determine the precise shift which will bring two images into registration, match points must be determined. Modified cross correlation calculations can be used to maximize the best fit of these match points. Correlation and filtering have similar mathematical structure and both can be implemented with a special purpose VLSI system. The filtering operation is also used to smooth noisy data or enhance fine image detail. Image enhancement has been applied rather infrequently in spite of image improvement because

it is an expensive process. VLSI operation can reduce the cost and time of processing. Filtering also enables certain feature detection and extraction algorithms.

- \* Another dimension of image processing relates to where in the data stream the processing is to be performed. Our present technology thus far requires transmission of unprocessed images. As high speed compact processing technology evolves, processing can be moved on to the satellite and transmission bandwidth reduced by several orders of magnitude.
- \* Pipeline processing implies placing simultaneous hardwired algorithms in tandem. Other image processing functions such as sorting maximum values, change detection, developing time dimensions on accumulated data bases become accessible in near real time when thinking in terms of modular hardware.

### Background

Digital image processing became a working reality in the early 1960's with the advent of JPL's Ranger, Surveyor and Mariner series. We (Nathan-2) had effectively established the requirements for various processing algorithms from pragmatic pressures. Filtering was performed to remove systematic noises from the camera and geometric corrections also were required to correct camera distortion. Filtering further evolved to enhance fine image detail without stretching low frequency data to cause image saturation. In those early missions it was generally possible to keep up with the data load with the processing power of computers available at the time. No real attempt was made to do more than refine those algorithms using commercially available machines. Since that time the situation has dramatically changed in terms of volume while the algorithms have remained relatively static.

Several attempts at creating special parallel processors have proven expensive and unwieldy. A comparison of several "super" computers was performed by Mitre Corporation (3). They were given several classes of very limited tests against which to measure processing effectiveness. Some of the computers compared were the Cray I, the DAP (English), the PEPE (Army), the Illiac IV, the Cyber 203, the AP-120B, the CLIP 3 and the MPP (Goddard-Goodyear). All but the AP-120B are extremely expensive (several millions of dollars each) whereas the AP-120B is very much slower. Mitre judged the MPP to be the best as determined from the given conditions. But the filter and geometric test problem was much too constrained and just fit the 128x128 area of parallel memory in MPP. Only a kernel of 20x20 can be filtered against a 128x128 image. Only a shift of 8 pixels using linear interpolation is allowed for geometric remapping. These restrictions have been hardwired and only slow software can overcome them. The heart of the MPP is a general purpose VLSI processing unit. The direction of the concept is still in terms of multiple function performance by a particular hardware unit.

VLSI is a general tool which can be viewed as an extension of software in the sense of the next generation of computing power. These concepts have been under development at Caltech under Mead (4). JPL has a very close relationship with the campus. We have recently been working with Mead to aid in the rapid evolution of the software techniques for designing VLSI circuitry and have, in addition, been developing filtering hardware concepts following a data flow algorithm from Cohen (5) which allows successive multiplier-accumulators to be pipelined. A modification in memory handling allows an extension to two dimensions and is being breadboarded to fit the VLSI design. As a seed effort we have started to

design a VLSI chip which will allow us to create a 31x31 element kernel that will compete favorably timewise and dollarwise against the MPP.

### Approach

VLSI design is still a rapidly evolving field. Computer languages are under development which will eventually allow high level statements to be made which establish functional criteria and these statements would be converted to n-channel metal oxide semiconductor (n-MOS) or complementary c-MOS wire lists. These lists are in turn converted by computer to drawings of different overlays of metal and metal oxides. The drawings are then photo-reduced and photo-etched onto silicon or sapphire wafers which are then cut and wired to form individual chips.

The amount of logic that can be placed on a single chip is also evolving rapidly. Today many tens of thousands of transistors can be stored on a surface 7x7 mm sq. Within three to five years that number is expected to increase by 2 to 3 orders of magnitude. At JPL we are experimenting with ways to develop languages which will allow variation of parameters, number of multipliers, number of bits/multipliers, serial or parallel additions/multiply and other parameters which will allow us to tailor fit to customer need without massive redesign effort.

As we contemplate the marriage of VLSI technology with image processing requirements, not all the pieces are yet in place. Some of the designing effort is still initiated by manual drawings to meet VLSI design rule requirements. The logic for multiplication is still not finalized as competition for area (on the chip) and speed (minimum clock cycles per multiply) is under study. Conceptual design for the geometry operation is under rapid restructuring as various experts are consulted (Billingsley-6). Projects like these are studied by Caltech students in

Prof. Mead's classes and valuable interchange is derived from those discussions. The whole idea is to be able to upgrade design concepts and create new VLSI chips as though debugging computer software.

In parallel with the actual chip development hardware is being developed to interface the VLSI to existing computer structures. A not too surprising result emerges as this effort progresses. VLSI allows an improvement in throughput over a serial general purpose computer by a factor of 2 to 3 orders of magnitude. We very quickly become I/O bound in terms of magnetic tape or disk. Consideration must be given to grabbing the data once from mass (serial) storage, and performing all processes at once (pipeline serial) before sending the restructured data or extracted information back on to tape or out to the customer.

We have spent some time with the initial development of a VLSI chip which presently has four multipliers each of which stores 20 bits and multiplies an 8-bit pixel by a 12-bit weight. The chip has been submitted for fabrication external to JPL. Turnaround is about two months. JPL's role is not to compete with the commercial fabrication process, but we are more interested in developing more versatile VLSI design tools.

Some effort has gone into the concept of a pipelined geometry remapping chip. An initial concept designed by us (Nathan) was tried successfully by Northrup for the Air Force. But that was only a nearest neighbor design. We have developed many software algorithms over the years, and recently thought is being given to a four point modified cubic spline which should not degrade the image as does nearest neighbor or linear interpolation. The concept is to perform two orthogonal stretches (or contractions) along each axis as serial operations (pipelined in two VLSI functions) while have direct access to several megabytes of random

access memory from the computer main frame. The proposed speed of transformation is many times that presently available.

### Expected Results

Two sets of hardwired algorithms are to be produced. One algorithm will perform two dimensional filtering or correlation on an arbitrarily large image using a 31x31 kernel (at present design -- a modifiable parameter). The other algorithm is a pair of one dimensional cubic spline geometry remapping functions which under software control will "rubber sheet" one image to another according to pre-established pass points. It is expected that these systems will be installed for use in JPL's Image Processing Laboratory (IPL) and be used in their image processing production mode.

Progress is anticipated in the development of software which utilizes the filter hardware to establish "pass points" and these in turn will generate the correction grid for the geometry hardware.

Also investigation into class extraction using the filter hardware will be started. Studies of this sort exist as software only. It is desired to explore increased dimension of class search once a fast hardware filter becomes available.

Another product which can be expected is the ability to reproduce other VLSI configurations with minor changes in design parameters. This ability gives us the power to update new hardware without major mechanical redesign as customer needs change.

As concepts develop regarding the utility of other imaging operations, these too shall be pursued.




### References

1. Bracken, P.A. (1980) - "Earth Resource Observations Data Systems in the 1980's" in 1980 Annual Meeting of American Astronautical Society and AIAA Paper 80-240.
2. Nathan, R. (1966) - "Digital Video Data-Handling," Technical Report JPL 32-877.
3. MITRE Corp. (1979) - "Parallel Processor Technology Trade-off Study for the NASA End-to-End Data System (NEEDS) ."
4. Mead, C.A. and Conway, L.A. (1980) - "Introduction to VLSI Systems," Addison-Wesley pub.
5. Cohen, D. (1978) - "Mathematical Approaches to Computational Networks," 151/RR-78-73 Information Sciences Institute/USC.
6. Billingsley, F.C. (1981) - "Modelling Misregistration and Related Effects on Multispectral Classification," JPL report in press.




# DATA SYSTEM DRIVER

## DATA VOLUME




262

## RAPID DATA DELIVERY





# MIPL VAX CONFIGURATION






Model Name	KCPS	Model Name	KCPS	Model Name	KCPS
NCR V-2560	281	121 Honeywell 63/17*	700	101 NAs AS/5-3 MP	1.53*
Univac 70/61 (RCA)	287	122 IBM 360/78	700	102 Honeywell 66 40(2X)	1.6
Univac 70/7 (RCA)	287	123 Honeywell DPS 8/44	710	103 Univac 1100/62	1.76
Univac 2000E	295	124 Burroughs 4340	718	104 Univac 1100/81	1.800
IBM 370/145	308	125 DEC 1077 (2X)	748	105 CDC 173	1.870
Univac 70/60 (RCA)	300	126 IBM 4341	758	106 IBM 370/155	1.900
Univac 70/3 (RCA)	300	127 Univac 1108	750	107 Univac 1100/42	1.918
DEC 1065 (2X)	307	128 Burroughs 6310	765	108 Univac 1110(2X2)	1.943
CDC Omega 4004	321	129 Burroughs 6811	765	109 Burroughs 7770	1.960
Magnuson M303	321	130 Burroughs 6812	765	110 Honeywell DPS 8/70	1.937
Univac 60/70	328	131 NCR V-8585M	778	111 Burroughs 7811	2.108
Burroughs 4708	340	132 Univac 90/80-3	800	112 IBM 300/85	2.100
Burroughs 6038	340	133 Univac 90/80	825	113 Univac 1100/62 H1	2.244
Burroughs 6207	340	134 DEC 1000 KL	828	114 Honeywell 66/60	2.278
Univac 3700	344	135 DEC 1000	828	115 IBM 370/168	2.300
Honeywell 63/10	350	136 DEC 2050	828	116 Honeywell 66/80(2X)	2.360
Nanodata CMX 6333	360	137 IBM 370/158	829	117 Burroughs 7765	2.350
Burroughs 6203	362	138 NAS AS/5-1	839	118 Amdahl	2.437
NCR V-3570	383	139 DEC VAX-11/760	831	119 CDC 74	2.550
Univac 1100/11	392	140 Magnuson M30/42	834	120 CDC 6600	2.560
Univac 1103	400	141 Burroughs 7003	845	121 IBM 370/168-3	2.500
Univac 413-III	400	142 Burroughs 7750	845	122 IBM 3032	2.500
Honeywell 22/05 (2X)	405	143 Nanodata CMX 6343	880	123 Burroughs 7780	2.535
NCR V-3535M	424	144 NCR V-8575 MP	884	124 NCR V-2650	2.650
Burroughs 8700	425	145 Burroughs 7805	900	125 Univac 1100/43	2.758
IBM 370/148	425	146 Honeywell 68/40	900	126 Univac 1100/62	2.000
Magnuson M30/31	430	147 IBM 370/158-3	900	127 CDC 174	2.005
Burroughs 6008	450	148 NAS AS/5-3	900	128 Amdahl 470 V-5-II	2.850
Burroughs 6005	458	149 CDC Omega 480-III	950	129 Burroughs 7775	3.000
DEC 2040	462	150 Magnuson M30/43	985	130 NAS AS/6	3.00*
Honeywell DPS 8/20	473	151 CDC 72	1,000	131 CDC 76	3.12*
DEC 1000	486	152 NAS AS/4 MP	1,000	132 Univac 1110(4X4)	3.303
DEC 1070 KI	497	153 Honeywell 66/20(2X)	1,008	133 Univac 1100/82	3.350
DEC POP 11/60	510	154 Univac 1100/12	1,044	134 Amdahl 470 V6	3.450
CDC 171	520	155 IBM 3031	1,045	135 Honeywell DPS 8/70	3.576
Honeywell 63/10(2X)	525	156 Univac 1100/41	1,092	136 Univac 1100/44	3.615
Magnuson M30/4	531	157 Univac 90 50-4	1,100	137 CDC 6700	3.700
Magnuson M30/22	531	158 Honeywell 63/27*	1,120	138 Amdahl 470 V-6-II	3.750
NCR V-3555 MP	531	159 Univac 1100/61 H1	1,120	139 Amdahl 470 V-7B	3.825
Honeywell 63/07*	540	160 Univac 1110(1X1)	1,143	140 Burroughs 7785	3.900
Burroughs 6207	544	161 Burroughs 6817	1,147	141 Burroughs 7821	4,000
Univac 110 70 C1	544	162 Burroughs 6818	1,150	142 IBM 3033N	4,000
Burroughs 6008	545	163 Univac 1100/60 H1	1,153	143 Amdahl 470 V-7A	4,250
IBM 370/155	550	164 DEC 1099 (2X)	1,160	144 NCR V-8670	4,250
Nanodata CMX 6303	550	165 DEC 1038 (2X)	1,180	145 IBM 370/195	4,750
CDC Omega 480-II	553	166 Honeywell DPS 8/52	1,200	146 Honeywell DPS 8/70(3X)	5,007
Honeywell 63/20	560	167 CDC 172	1,220	147 Univac 1100/83	5,000
Univac 1100/61 C1	560	168 Burroughs 6821	1,260	148 CDC 175	5,060
IBM 300/68	568	169 Burroughs 6822	1,260	149 IBM 3033U	5,900
Univac 1108-II	571	170 Honeywell 66/60	1,286	150 Amdahl 470 V-7	5,950
NCR V-8575	576	171 Univac 1108 MP	1,290	151 Amdahl 470 V-8	6,375
NAS AS/4	595	172 Burroughs 7755	1,300	152 Univac 1100/84	6,400
DEC POP 11/70	600	173 CDC 73	1,300	153 Honeywell DPS 8/7J(4X)	6,510
DEC 1066 (2X)	608	174 Honeywell 66/60	1,308	154 CDC 176	9,360
Univac 9000-2	609	175 NCR V-8535 MP	1,340	155 CDC 7670	10,000
Univac 1108/11 (overlog)	614	176 Univac 1100/61 H2	1,344	156 CDC Cyber 205	(vector)
Univac 498	650	177 NAS AS/5-1 MP	1,407	157 Cray 1 Sivector	(vector)
NCR V-8565	658	178 Univac 1100/60 H2	1,496	158 Cray 1 Sivector	(vector)
Univac 1100/61 C2	672	179 Univac 1100/62 E1	1,496		
Univac 1100/60 C2	690	180 Burroughs 7750	1,528		




### SERIAL FILTER



266

### PIPELINE FILTER





## VLSI

VERY LARGE SCALE INTEGRATED SYSTEMS

PARALLEL/PIPELINE PROCESSING

CONCURRENT VS. SERIAL

MANY (>10,000 TRANSISTORS) ON A SINGLE CHIP

INEXPENSIVE WHEN COMPARED TO DISCRETE LOGIC

NEXT EVOLUTIONARY STEP BEYOND SOFTWARE

COMPUTERS GENERATING COMPUTERS


HIGH LEVEL LANGUAGE USED TO CONVERT  
ALGORITHMS INTO HARDWARE

COST EFFECTIVE COMPARED TO SERIAL PROCESSORS


Scale in  $\lambda$   
 0 1 2 3 4 5 6



(a) NAND gate layout geometry.



(b) NAND gate topology (stick diagram).




(c) NAND gate circuit diagram.




(d) NAND gate logic symbol.








(a) Stick diagram of one row of a shift register array.




(b) Hand-drawn schematic of one cell of the shift register array.


## DIGITAL MULTIPLIER


- TYPICAL IC MULTIPLIERS CONTAIN REGISTERS FOR MULTIPLIER AND MULTIPLICAND OPERANDS.
- AN ADDITIONAL REGISTER IS PROVIDED FOR THE PRODUCT.
- MODERN LSI MULTIPLIERS PERFORM ADDITIONS IN A RIPPLE FASHION. THAT IS, EACH SUM IS PASSED ON FROM ONE ADDER TO THE NEXT WITHOUT THE USE OF CLOCKED SEQUENTIAL CIRCUITS. THEREFORE, THE MULTIPLIER IS COMPRISED OF AN ARRAY OF GATES AND ADDERS.






R. NATHAN  
4/24/57






273




R. NATHAN  
4/24/81



# BUREAU OF LAND MANAGEMENT CALIFORNIA DESERT CONSERVATION AREA LOCATION OF LANDSAT SCENES




jpl →



275


•	•	•	•	•	•
•	X	X	X	X	•
•	X	⊗	⊗	X	•
•	X	⊗	⊗	X	•
•	X	X	X	X	•
•	•	•	•	•	•



R. NATHAN  
4/24/81

# GEOMETRIC REPROJECTION

## RESAMPLING



$p_i$  ○ ORIGINAL SAMPLES

$N_i$  x NEW SAMPLES

$f$  FRACTIONAL  
DISTANCE  
BETWEEN POINTS

$$N = p_1 \cdot w_1 + p_2 \cdot w_2 + p_3 \cdot w_3 + p_4 \cdot w_4$$

FOR LINEAR INTERPOLATION OF NEW SAMPLE VALUES

$$w_1 = w_4 = 0$$

$$w_2 = 1 - f$$

$$w_3 = f$$

THEREFORE  $N_1 = p_2 (1 - f_1) + p_3 f_1$






FOR CUBIC INTERPOLATION ALL FOUR  $w_i$  ARE A TABLE LOOK UP FUNCTION OF  $f_i$ .

THE NEW INTERSAMPLE DISTANCE ( $d$ ) CAN ALSO BE NONLINEAR. ALLOWANCE IS MADE FOR CUBIC SPLINE ADJUSTMENT FOR NON-LINEAR SAMPLING.


RNATHAN  
MARCH 1982








GEOMETRIC REPROJECTION




R. NATHAN  
3/82





# FUNCTIONAL ELEMENTS OF CAMPUS DESIGN SYSTEM



## NOTES:

1. AT JPL, SYSTEM WILL RUN USING MAINSAIL COMPILER ON VAX 11/780 WITH VMS OPERATING SYSTEM
2. SWITCH-LEVEL SIMULATOR IS BASED ON MIT WORK OF BRYANT AND TEMANS.



## FUTURE

INDUSTRY DOES NOT WISH TO DEVELOP CUSTOM CHIPS

INTERESTED IN MASS MARKET

JPL AND OTHER USER INSTITUTIONS NEEDED TO

DEVELOP HIGH LEVEL SOFTWARE TO CONVERT

ALGORITHMS TO PARALLEL HARDWARE

## POTENTIAL APPLICATION AREAS


PATTERN EXTRACTION

SAR


I/O PARALLEL DATA FLOW

OTHER DATA BOTTLENECKS


GEOMETRIC REPROJECTION




R. NATHAN  
3/82




SELECT & COUNT





## FUNCTIONAL ELEMENTS OF CAMPUS DESIGN SYSTEM



### NOTES:

1. AT JPL, SYSTEM WILL RUN USING MAINSAIL COMPILER ON VAX 11/780 WITH VMS OPERATING SYSTEM
2. SWITCH-LEVEL SIMULATOR IS BASED ON MIT WORK OF BRYANT AND TEMANS.





## FUTURE

INDUSTRY DOES NOT WISH TO DEVELOP CUSTOM CHIPS

INTERESTED IN MASS MARKET

JPL AND OTHER USER INSTITUTIONS NEEDED TO

DEVELOP HIGH LEVEL SOFTWARE TO CONVERT

ALGORITHMS TO PARALLEL HARDWARE

## POTENTIAL APPLICATION AREAS

PATTERN EXTRACTION

SAR


I/O PARALLEL DATA FLOW


OTHER DATA BOTTLENECKS

## MIXTURE PIXELS

P. SWAIN

- I. HISTORICAL PERSPECTIVE
- II. ORIGINS OF THE PROBLEM
- III. INDUCED PROBLEMS
- IV. APPROACHES TO SOLVING THE PROBLEM AND "STATE OF THE ART"
- V. DISCUSSION: RELEVANCE IN THE PRESENT CONTEXT





Adapted from Nalepka & Hyde  
(ERIM)