

Germanium JFET for Cryogenic Applications

N.C. Das^a, C. Monroy^a, M. Jhabvala and P. Shu
Solid State Device Branch, Code 553
NASA/Goddard Space Flight Center
Greenbelt, MD 20771

^aRaytheon / ITSS
4400 Forbes Blvd.
Lanham, MD 20706

ABSTRACT

The n-channel Germanium junction field effect transistor (Ge-JFET) was designed and fabricated for cryogenic applications. The Ge-JFET exhibits superior noise performance at liquid nitrogen temperature (77 K). From the device current voltage characteristics of n-channel JFETs, it is seen that transconductance increases monotonically with the lowering of temperature to 4.2 K (liquid helium temperature).

Introduction

In modern focal plane array (FPA) applications, the preamplifier stage should be placed at the isothermal platform in order to be in close proximity to the detector array [1]. There are three advantages to placing the preamplifier stage near the detector array: 1) reduced noise; 2) improved frequency response; and 3) no need for additional mounting for the high temperature requirement of the preamplifier stage.

Because of their superior noise characteristics, silicon junction field effect transistors (Si-JFET) are used at the input stage of preamplifier circuits in FPA. However, the Si-JFETs are not operable at liquid helium temperature (4.2 K), which is the typical temperature of many infrared (IR) detector operations. Germanium (Ge) JFETs, manufactured by Texas Instruments, were been explored some 30 years ago [2,3] as a suitable candidate for low-temperature applications. However, despite an inherent desire among the cryogenic research community for low noise Ge-JFETs for liquid helium

operation, these devices are no longer produced. Most of the more recent published papers have reported work on p-channel Ge-JFETs, [4,5] also manufactured by Texas Instruments.

In 1998, we reported on initial developmental work on Ge-JFETs operating at 4.2 K temperature [6]. In this paper, we report on the fabrication and characterization of Ge-JFETs for cryogenic applications, describing detailed device performance at temperatures ranging from 4.2 to 300 K(room temperature).

Fabrication

The n-channel Ge-JFET was fabricated on a <111> orientation p-type substrate with an n-type Arsenic doped epitaxial layer of $5 \times 10^{15}/\text{cm}^3$ doping density and 1.0 μm thickness. A cross-sectional view of the JFET is shown in Fig. 1. The epitaxial layer was grown on a heavily doped p-type substrate at Germanium Power Devices (GPD) in Massachusetts. The low temperature chemical vapor deposition method was used for silicon dioxide deposition as the surface passivation layer. After device isolation by trench etching and low-temperature silicon dioxide (LTO) deposition, boron implantation was used to form a gate region. . The device isolation process by trench etching technique improves the cryogenic noise performance [7]. The gate length and width of the transistor is 5 μm and 250 μm respectively.

The gate opening was such that both top and bottom gates are shorted by the p^+ implant process. This process is different from the device fabrication process reported earlier [6] in which gate and substrate terminals are not shorted to enable biasing independently. Source and drain were formed by arsenic implantation followed by a thin layer (4000 Å) of LTO deposition. Only one high-temperature annealing step was used for both boron and arsenic dopant activation. After contact window opening, titanium (300 Å) and gold (4000 Å), metal depositions were made. The metal pattern was defined by chemical etching. Contact alloying was done at 390 °C in a nitrogen environment. The devices were mounted on a ceramic package along with a heater and a temperature sensor to be used to take variable temperature measurements. Low-temperature noise measurement was done by mounting the JFET package in a cryostat.

Results and Discussion

The transistor's DC characteristic was measured using a Tektronics 576 curve tracer. Figs. 2 (a), (b), and (c) show the families of drain voltage-current characteristics at room temperature (RT), for immersion in liquid nitrogen (77 K) and liquid helium (4.2 K) respectively. Saturation and turn-off were good, and no appreciable effects of light on device DC characteristics were observed. In fig. 2 (c), a decrease in drain current for $V_g=0$ is observed for higher drain voltages. This may be due to channel heating because of high current. The device I-V curve shows a linear increase of drain current for $V_g = 0$ with lowering of temperature. There is a substantial increase of drain current ($\sim 25\%$) for $V_g=0$ V in saturation mode, at 4.2 K in comparison to 77 K operation.

The JFETs are depletion mode n-channel devices, and the turn off voltage at room temperature is approximately -1.3 V. Because these devices are fabricated on $1.7 \mu\text{m}$ epi layer, they require large negative gate bias for complete turn off. The devices have low turn-on voltage (< 0.1 V) even at liquid helium temperature, as is evident from the V_D - I_D curve at low V_D values.

The low frequency noise spectra of the JFET at three temperatures are shown in Fig. 3. The noise measurements were done in source follower mode with the gate grounded and a drain bias of 3.0 V. Biasing was done by batteries. Typical device current during noise measurement was $100 \mu\text{A}$. The measurements were performed with a low noise preamplifier coupled to an HP 35665A dynamic signal analyzer and were carried out in a shielded screen room to avoid any spurious noise due to the line voltage or external electrical disturbances.

The transistor has a gain of 0.9 throughout the spectral region, with no appreciable change at low temperature. We observed $1/f$ dependence of noise spectra in the low frequency range (less than 100 Hz), beyond which the noise voltage does not change appreciably. The low noise spectra taken at 77 K has the least value for the entire region of the measurements.

It is well known that noise voltage for the Si-JFET is inversely proportional to the transconductance (gm) of the device [1] at various temperatures. The measured gm for

Ge-JFET at different temperatures, along with the noise voltage, are plotted in Fig. 4. In our experiment we tested three devices and took the average for plotting. As shown in Fig. 4, there is no direct correlation between an increase in g_m and a decrease in noise voltage at low temperatures. As seen in Figs. 2 and 4, g_m increases linearly with the lowering of temperature. However, the noise value decreases initially from room temperature data, attains minima at 77 K and then increases as the temperature lowers. We believe the increase in g_m is the result of increased carrier mobility due to reduced lattice scattering at low temperature [8,9]. From the noise spectra it is seen that both 10 Hz and 100 Hz noise curves have predominant minima at 77 K. This is also true for all other frequency values in the measured spectrum range between 1 and 100 Hz.

The observed minima at 77 K implies that Ge-JFETs are better suitable for liquid nitrogen operation than Si-JFETs. Si-JFETs require additional heating to attain the desired temperature (120 K) for minimum noise value [7]. At present we do not know which types of defects contribute to the noise figure of the Ge-JFETs. We believe additional analysis is required to determine the nature of defects responsible for noise the voltage in Ge-JFETs.

Conclusions

The transconductance of Ge-JFETs increases linearly from room temperature to liquid helium temperature. However, the noise spectra have minimum value at liquid nitrogen temperature. Hence, the noise minima for Ge-JFET does not occur at the transconductance maxima which is generally true for Si-JFET. Ge-JFETs can be used for IR detector applications, which require liquid helium temperature operation.

Acknowledgements

We are thankful to R.R. Ward of Germanium Power Devices (GPD) for supplying the Germanium wafer and to R.K. Kirschman for useful discussion.

References

- [1] J.W. Haslett, E.J.M. Kendall and F.J. Scholz. Design considerations for improving low-temperature noise performance of silicon JFETs, *Solid State Electronics*, V. 18, 199, 1975.
- [2] E. Elad and M. Nakamura. Germanium FET: A novel low noise active device, 14th Nucl. Symposium of IEEE, Los Angeles, 283, 1967.
- [3] E.C. Kelm. *Operation of a Germanium FET at low temperature*, *Rev. of Sci. instruments*, Vol. 39, 775, 1968.
- [4] F.J. Low. Application of JFETs to low back ground focal plane in space, *Proc. of SPIE*, Vol. 280, 56, 1981.
- [5] R.F. Arentz, V. Hadek, and V.L. Hoxie. A new cryogenic p-channel MOSFET with optimized doping yielding performance superior to G-118, W-164 and 3N165 at 77 K and 1.8 K, *Proc. of SPIE*, 1982.
- [6] R.R. Ward, R.K. Kirschman, M.D. Jhabvala, R.S. Babu, N.C. Das, D.V. Camin, and G. Pessina. Development of cryogenic Ge JFETs, *J. of Physique IV*, 8, 123, 1998.
- [7] N.C. Das, S. Babu, and M.D. Jhabvala. Silicon JFETs for cryogenic applications, *SPIE Proc.*, V. 3287, 146, 1998.
- [8] E.G.S. Paige. The drift mobility of electrons and holes in Germanium at low temperature, *Physics Chem. Solids*, 16, 207, 1960.
- [9] K. Ze Don, I.G. Neizvestnyi, and V.N. Ovsyuk. Germanium MOS transistor at cryogenic temperatures, *Sov. Tech. Phys. Lett.*, 4(9), 446, 1978.

Figure Captions

Figure 1. Cross-sectional view of Ge-JFET.

Figure 2. Transistor I_D vs. V_D characteristics, (a) room temperature, (b) 77 K, and (c) 4.2 K.

Figure 3. Noise spectra at three different temperatures, (a) room temperature, (b) 77 K, and (c) 4.2 K.

Figure 4. Noise voltage and transconductance of the device at different temperatures.







Fig. 1



(a) I-V Curves at Room Temperature



(b) I-V Curves at 77 K



(c) I-V Curves at 4.2 K




Fig. 3




Fig. 4