







To be presented by Kenneth A. LaBel at the 2008 Hardened Electronics and Radiation Technology (HEART), March 31 to April 4, 2008 in Colorado Springs, CO.





To be presented by Kenneth A. LaBel at the 2008 Hardened Electronics and Radiation Technology (HEART), March 31 to April 4, 2008 in Colorado Springs, CO.

Category	Test Consideration	Description	Rationale o Consideratio
SEU	Energy dependence	Test with same effective LET with differing ions and energy	LET equivalence and cosine theta rule ineffective; increasing role of secondaries for scaled technologies for low LET & high energy particles; Increasing impact of charge sharing between critical UDSM IC nodes causing upsets in SEU "hard" devices
SEE	Ion Range	Ion range must be sufficient to reach sensitive volume/area at all test angles and ions used.	Bragg peak effects as well as metalization/package materials add uncertainties
SEU	Beam incidence	Vary tilt and roll (board rotate) to determine particle path MBU effects and cell symmetry; Angle range from perpendicular to grazing desirable	Transistors and cells are not symmetric and need to be irradiated at multiple angles; Test can be done at limited LETs for "calibration"; Increasing impact of charge sharing between critical scaled IC nodes causing upsets in SEU "hard" devices

•

.

	Test		Rationale
Category	Consideration	Description	Consideratio
SEU	Flux rate	Keeping the number of particles per second "tractable"	Caveat is to ensure particle interarrival time minimizes probability of two particles causing two events that look like MBU between event capture or that SEFIs don't mask other events.
SEE	Total dose dependence	TID can affect SEE response. Test matrix considers tracking TID levels.	If known, do not accumulate more than 80% of TID tolerance of device during SEE testing. If not known, monitor DUT for evidence of parametric degradation.
SEE	Displacement damage	Heavy-ion fluxes are usually too low to cause significant displacement damage. However, it can be a significant interference in proton testing.	If known, do not accumulate more than 80% of DD tolerance of device during SEE testing. If not known, monitor DUT for evidence of parametric degradation.

Category	Test Consideration	Description	Rationale or Consideration
SEU	Temperature	Room temp - nominal; cryo is separate consideration	
SEU	Power supply voltage	Nominal; Nominal minus 5 to 10% (pending device type/specs)	
SEU	Memory or shift register test patterns	Various: all 0, all 1, checkerboard, inverse checkerboard, PRN	Determine worst-case and nominal SEU sensitivities of cell storage symmetry. Use worst- case where appropriate for majority of testing. Column and row striping may be required.
SEU	DSET Potential	Various operating speeds and voltage sensitivities: static, min, max, nominal, derated	Determine test required to look for propagation of transients to digital logic or cell. Includes clock frequency effects, operating voltage sensitivity and clock hits
SEU	Current monitoring	Strip charting of power supply(les) current consumption required.	Resolution and frequency of measurement should be considered.
SEU	Operating modes	Devices can have high number of operating modes: try to determine a subset of interest for worst-case or use application-specific.	Data can vary from mode to mode, so be careful.

÷

•

•

Category	Test Consideration	Description	Rationale o Consideratio
SEU	MBUs - general	Single particle, multiple cell events	Caveat is to ensure particle interarrival time minimizes probability of two particles causing two events that look like MBU between event capture Obtain physical to logical bit map for SRAM
SEU	Block errors	Page, column, row or partial errors of both	Must determine if recovery is possible without power cycle (mode register refresh, reload controls, reload, data,). Real-time determination?
SEU	MBUs - angular	Vary tilt and roll (board rotate) to determine particle path MBU effects and cell symmetry; Angles from perpendicular to grazing desirable	Transistors and cells are not symmetric and need to be irradiated at multiple angles; Test can be done at limited LETs as "research"

.

	SEE Conditions - 2		
Category	Test Consideration	Description	Rationale or Consideration
SEU	SEFI	Tests should take into account potential SEFIs that may manifest (control, test, or mode hit). This includes determining test fluences when events happen.	Determining of how to clear SEFI (re-write mode register, soft reset, power cycle, etc) is important to determine. Real-time determination?
SEE	Stuck Bits	Need to determine if error is occurring at same location all the time. Re-writes and clears use.	If microdose, annealing can occur to remove event.
To be presented by X	enneth & LaBel at the 2008 Hardsned Ele	ctructs and Resiston Technology (r€ART), Merch	St to April & 2008 in Colorado Springs, CO.

•

.

	0	Data Capture	
Category	Test Consideration	Description	Rationale or Considerati
SEE	Statistics	Fluence levels should be high enough to get statistical significance of data without fear of beam pileup	Consider higher fluence lev to look for small probability events such as in control logic.
SEE	Real-time error determination	Need to observe any non- traditional events	
SEFI	Current monitoring	Strip charting of power supply(ies) current consumption required.	Resolution and frequency of measurement should be considered. SEFIs sometim show as a current draw change.
	Time-tagging	A requirement to look at single particle, multiple events or to post-process for block or SEFIs.	Caveat: For a memory array, all cells can be considered to have the same time tags during one read cycle of array. See also flux rate issues.

To be presented by Kenneth A. LaBel at the 2008 Hardened Electronics and Radiation Technology (HEART), March 31 to April 4, 2008 in Colorado Springs, CO.

		Destructive	NAS
Category	Test Consideration	Description	Rationale or Consideration
SEL	Temperature	Worst-case for SEL is high-temp. 70-80C for COTS; 100-125C for Military	SEU data often taken at same time, but not required (i.e., biased device with functional check okay)
SEL	Power supply voltage	Nominal plus 5 or 10% (pending device type/specs)	Beware of confusing SEFI mode current changes with "non- destructive" SEL. Latent damage should also be considered. Also, ensure power rail is stiff and does not sag with increased current
SEB/ SEGR	Temperature	Data is <i>ambivalent</i> on high/low temp testing- matters for SEB & not for SEGR in general	Consider as part of SEL test using high temp, high Vdd
SEGR/ SEB	Ion Range	lon range must be sufficient to reach sensitive volume/area for all ions used.	Bragg peak effects as well as metalization/package materials and depth of sensitive volume add uncertainties

•

.

Category	Test Consideration	Description	Rationale or Cons <u>ideratio</u>
SEB/ SEGR	Power supply voltage	Vdd max or application plus 10%	Can also be a concern in non- power devices.
SEL	Current monitoring	Strip charting of power supply(ies) current consumption required.	Resolution and frequency of measurement should be considered.
SEL	Peak current	Stop beam when occurring. Current draw can increase with time.	Many SEL paths possible. Dwe tests can be considered. May not allow "runaway" levels if SEU performance data still needed.
SEL	Power cycling	Power supply should be incrementally lowered to determine holding voltage where SEL is removed.	SEL has been observed on < 1.25V devices.
Snapback	Mainly an issue in SEU hardened SOI NMOS	Snapback is a parasitic bipolar regenerative. Vdd is nominal +5/10%; WC temperature is high temperature.	Can be initiated by TID so need to ensure that this is not a factor. Current limiting can be considered.

