National Aeronautics and Space Administration



Electronics Health Management

Prognostics Center of Excellence, NASA ARC José R. Celaya, Sankalita Saha and Kai Goebel

Kai Goebel

Prognostics Center of Excellence Diagnostics and Prognostics Group NASA Ames Research Center

2011 Annual Technical Meeting May 10–12, 2011 St. Louis, MO

www.nasa.gov

Agenda



- Motivation and Background
- Accelerated Aging Systems for Prognostics
 - Thermal overstress system for Power Transistors
 - Electrical overstress system for Power Transistors
 - Electrical overstress system for Electrolytic Capacitors
- Device stress pre-conditioning by lightning injection
- Prognostics Model Development
- Prediction of Remaining Life
- Discussion and Closing Remarks

Motivation (1/2)



- Future aircraft systems will rely more on electronic components
- Electronic components have increasingly critical role in on-board, autonomous functions for
 - Vehicle controls, communications, navigation, radar systems
 - Power electronic devices such as power MOSFETs and IGBTs are frequently used in high-power switching circuits
 - The integrated navigation (INAV) module combines output of the GPS model and inertial measurement unit.
 - The filter capacitor of the power supply is the component which fails most often
 - faulty operation generates navigations errors in INAV
- Assumption of new functionality increases number of electronics faults with perhaps unanticipated fault modes
- We need understanding of behavior of deteriorated components to develop capability to anticipate failures/predict remaining RUL

Motivation (2/2)





- Components under study:
 - Power MOSFET: IRF520Npbf, TO-220 package, 100V/9.27A
 - IGBT: IRG4BC30KD, TO-220 package, 600V/16A
 - Electrolytic Capacitor: 2200 uF, 10V



- Prognostics models and algorithms
 - Identification of precursors of failure for MOSFETs under different failure mechanism conditions
 - Identification of precursors of failure for different IGBT technologies (CALCE)
 - Modeling of degradation process MOSFETs
 - Development of prognostics algorithms
- Prognostics for output capacitor in power supplies (Vanderbilt)
 - Electrical overstress and thermal overstress
 - Development of prognostics algorithms
- Accelerated Life Testing
 - Thermal overstress aging of MOSFETs and IGBTs
 - Electrical overstress aging testbed MOSFETs
 - Electrical overstress aging testbed for Capacitors
- Effects of lightning events of MOSFETS (LaRC)
- Effects of ESD events of MOSFETS and IGBTs
- Effects of radiation on MOSFETS and IGBTs

Research Approach









Electronics Health Management

ACCELERATED AGING SYSTEMS FOR PROGNOSTICS

Accelerated Aging



- Traditionally used to assess the reliability of products with expected lifetimes in the order of thousands of hours
 - in a considerably shorter amount of time
- Provides opportunities for the development and validation of prognostic algorithms
- Such experiments are invaluable since run-to-failure data for prognostics is rarely or never available
- Unlike in the reliability studies, prognostics is concerned not only with time to failure of devices but with the degradation process leading to an irreversible failure
 - This requires in-situ measurements of key output variables and observable parameters in the accelerated aging process with the associated time information
- Thermal, electrical and mechanical overstresses are commonly used for accelerated aging tests of electronics





Accelerated Aging Systems for Prognostics

THERMAL OVERSTRESS AGING OF POWER TRANSISTORS

Accelerated Aging Methodology



- The main strategy is the application of thermal overstress in the form of thermal cycles
- This is achieved by
 - Power cycling the devices without use of any external heat sink
 - Causing self heating during the power switching operation
- The goal is to induce package related failures like die-attach damage
- Failure is defined as
 - Latch up
 - Loss of gate control (failure to turn ON)
 - Thermal runaway

Thermal-Mechanical Stresses



- The device structure can be regarded as a bi-metal assembly
 - Copper (internal heat sink) is the substrate
 - Silicon die is attached to the substrate with solder (die-attach)
- Thermally mismatched assembly due to difference in coefficient of thermal expansion (ppm/°C).
 - Copper: 16-18,
 - Silicon: 2.6-3.3, and
 - Lead-free Solder: 20-22.9



System Description



Experiment setup high-level schematic for aging via thermal cycling





Aging Experiments



• Hysteresis control is used to provide thermal cycles needed for acceleration



Die-Attach Damage Assessment (1/3)



- Collecting the ground truth data
 - Heat transfer performance due to thermal conduction decreases with die-attach damage
 - Voids, cracks, other mechanical damage
 - MIL-750 standard method 3161 provides a methodology for thermal impedance measurements for power MOSFET
 - Delta source-drain voltage method
 - Body diode is used to measure junction temperature
 - Heating curves can provide an assessment of the thermal characteristics of the dieattach

Die-Attach Damage Assessment (2/3)



- Results for Device #11
- 1 sec. heating time
- Same power applied to both tests (same heating profile)
- Steep slope starting at ~10ms is indicative of the die attach damage
- This method can be included as a BIT in order to periodically assess die-attach damage



Aged device under thermal cycling heats up considerably faster than a pristine device

Die-Attach Damage Assessment (2/3)

Damage of the die-attach interface can also be observed visually using failure analysis techniques like X-Ray (below) and Scanning Acoustic Microscopy



Pristine device



Aged device (#8)



Precursor of Failure



- As case temperature increases, ONresistance increases
- This relationship shifts as the degradation of the device increases
- For a degraded state, ONresistance will be higher at any given case temperature
- This is consistent with the die-attach damage since it results on increased junction temperature operation
- This plot can be used directly for fault detection and diagnostics of the die-attach failure mechanism







Accelerated Aging Systems for Prognostics

ELECTRICAL OVERSTRESS AGING OF POWER TRANSISTORS



- The main strategy is the
 - application of electrical overstress
 - fixed junction temperature in order to avoid thermal cycles
 - avoid package related failures
- Accelerated test conditions are achieved by electrical operation regime of the devices at temperatures within the range below maximum ratings and above the room temperatures.

Accelerate aging strategy (2/2)

- The highest acceleration factor for aging can be achieved in the proximity of the SOA boundary
- Instability points represent the critical voltages and currents limiting the SOA
- An electrical regime close to the SOA boundary serves as the accelerator factor (stressor) and it is expected to reduce the life of the device
- The safe operation area boundary shifts closer to the origin as the temperature increases

Simulated I-V characteristics and instability boundary at 300°K for power MOSFET.







- Three main components in terms of hardware
 - Electrical operation unit of the device
 - custom made printed circuit boards for the instrumentation circuitry and gate drivers
 - commercially available power supplies and function generator to control the operation of the DUT
 - An in-situ measurement unit of key electrical and thermal parameters
 - commercially available measurement and data acquisition for slow and high speed measurements
 - Thermal block section for monitoring and control of the temperature

Aging system description (2/3)



Thermal block for measurement and control of device temperature



Aging system description (3/3)





Experiment on power MOSFET (1/2)



- IRF520Npbf power MOSFET
 - TO220 package,100V/9A.
- Electrical overstress used as acceleration factor. High potential at the gate
 - Vgs=50V, Vgs rating is 20V max.
 - Vds=2.4V with a 0.2 ohm load.
- Temperatures kept below maximum rating Tjmax=175°C
- Objective is to induce failure mechanism on the gate structure

Experiment on power MOSFET (2/2)



 Degradation process as observed on threshold voltage (Vth)







Prognostics for Electronics

DEVICE STRESS PRECONDITIONING BY LIGHTNING INJECTION

Hypothesis



- Lightning events on electronics components could result in partial damage or failure
- Damage accumulates as a result of repeated events or other extreme operation and/or environmental conditions
- Damage incurred is not large enough to render the device inoperable, but its performance and robustness is diminished
- The accumulated damage could result in a decrease in the remaining lifetime
- There are leading indicators of failure that could be used to develop a prognostics solution



Approach



- NASA Ames and LaRC IVHM researchers tested a set of 400 identical MOSFETs, by pin-injecting standard lightning waveforms to induce fault modes and to degrade performance.
- Pre-Tests Identified damage levels for each pin configuration. (i.e., Gate-Source, Gate-Drain, Drain-Source). "High" Test Level defined as highest possible 20-strokes test-level without damage.
 "Medium"=0.9 x "High". "Low"= 0.8 x "High".
- Tested 5 samples of each device, at 5, 10, 20 strokes, at each Level.
- Lightning waveform voltages up to 1700V, and currents up to 1460A, were applied to various MOSFET pin configurations. Safety Hazards and Precautions were identified by the research team before testing, and all test personnel participated in a safety briefing.
- MOSFETs will be evaluated using the NASA Ames Aging and Characterization Platform for semiconductor components, for the purpose of developing predictive algorithms as part of IVHM prognostic health management program goals.
- Most Tests focused on Lightning Waveform #4. Some testing also performed using Waveforms #3, 5A and 5B







Results



- Current work focused on identification of key electrical parameters that show detection of damage and serve as failure precursor candidates for prognostics
- Leakage current parameters show a change due to injection of waveform 4 from the drain to the source of the MOSFET after 5 strokes.



Shift in electrical parameters indicative of damage due to repeated application of lightning waveform





Accelerated Aging Systems for Prognostics

ELECTRICAL OVERSTRESS AGING OF ELECTROLYTIC CAPACITORS

Accelerated aging system



- Allows for the understanding of the effects of failure mechanisms, and the identification of leading indicators of failure essential for the development of physics-based degradation models and RUL prediction
- Electrolytic capacitor 2200uF, 10V and 1A
- Electrical overstress >200 hr
 - Square signal at 200 mHz with 12V amplitude and 100 ohm load

Electrical Overstress Aging System





Degradation observed on EIS measurements



Re(Z)/0hm





Prognostics for Electronics

PROGNOSTICS MODEL DEVELOPMENT

Modeling for Power MOSFET under electrical overstress

- Two-transistor model is shown to be a good candidate for a degradation model for model-based prognostics.
- The model parameters K, and W1 could be varied as the device degrades as a function of usage time, loading and environmental conditions.
- Parameter W1 defines the area of the healthy transistors.
 - The lower this area, the larger the degradation in the two-transistor model.
- In addition, parameter K serves as a scaling factor for the thermal resistance of the degraded transistors
 - The larger this factor, the larger the degradation in the model.











C and Equivalent Series Resistance (ESR) are estimated from EIS measurements



Degradation modeling for Capacitor (2/2)



- Empirical model based on observed degradation from capacitance parameter
- Using accelerated aging data to estimate degradation model parameters
- Assumed exponential model based on capacitance loss
- Parameter estimation with least-squared regression



Degradation modeling of IGBT under thermal stress (1/2)



• Failure precursors observed in collector current I_{CE}

- The tail current falls more sharply after aging



Change in IGBT Off-state Current Decay with Aging

Degradation modeling of IGBT under thermal stress (1/2)



- Empirical model based on degradation data
- Parameters need to be estimated







Prognostics for Electronics

PREDICTION OF REMAINING LIFE

Data-driven prognostics for Power MOSFETs under thermal stress

- Change in ON-resistance as a function of aging time
- Normalized based on pristine condition values
- RDSON = RDSON_{nominal} + RDSON_{temperature} + RDSON_{degradation}
- Gaussian Process Regression Algorithm used to predict RUL



Data-driven prognostics for Power MOSFETs under thermal stress





Prognostics with Particle Filter for IGBT under thermal stress



Kalman Filter based prognostics for Capacitor under electrical overstress





- Implementation of prognostics algorithm with Kalman filter
- Capacitance loss considered as state variable
- EIS measurements and lumped parameter model used to obtained measured capacitance loss values
- Empirical degradation model used to generate the state transition equation
- Use Cap #6 to test predictions
- Failure threshold of 20% drop on capacitance based on MIL-C-62F

Kalman Filter based prognostics for Capacitor under electrication overstress



Kalman Filter based prognostics for Capacitor under electrical overstress

RUL forecasting time (hr)	RUL estimate (hr)	Ground truth (hr)
0	222.2	184.24
24	186.55	160.24
47	140.66	137.24
71	128.98	113.24
94	104.18	90.24
116	70.71	68.24
139	57.58	45.24
149	42.61	35.24
161	27.20	23.24
171	8.94	13.24





Prognostics for Electronics

DISCUSSION AND CLOSING REMARKS

Discussion



- Accelerated aging methodologies for electrolytic components have been designed and accelerated aging experiments have been carried out.
- The methodology is based on imposing electrical and/or thermal overstresses via electrical power cycling in order to mimic the real world operation behavior.
- Data are collected in-situ and offline in order to periodically characterize the devices' electrical performance as it ages.
- The data generated through these experiments are meant to provide capability for the validation of prognostic algorithms (both model-based and data-driven).
- Furthermore, the data allow validation of physics-based and empirical based degradation models for this type of capacitor. A first set of models and algorithms has been designed and tested on the data.

Publications (1/3)



[1] G. Sonnenfeld, K. Goebel, and J. R. Celaya, "An agile accelerated aging, characterization and scenario simulation system for gate controlled power transistors," in *IEEE AUTOTESTCON 2008*, pp. 208–215, 2008.

[2] J. R. Celaya, N. Patil, S. Saha, P. Wyscoki, and K. Goebel, "Towards accelerated aging methodologies and health management of power MOSFETs," in *Annual Conference of the Prognostics and Health Management Society, 2009*, (San Diego, CA), 2009.

[3] J. R. Celaya, S. Saha, P. Wyscoki, and K. F. Goebel, "Effects of lightning injection on power-MOSFETs," in *Annual Conference of the Prognostics and Health Management Society, 2009*, (San Diego, CA), 2009.

[4] J. J. Ely, T. X. Nguyen, G. N. Szatkowski, S. V. Koppen, J. J. Mielnik, R. K. Vaughan, P. F. Wysocki, J. R. Celaya, and S. Saha, "Lightning pin injection testing on MOSFETS," *NASA Technical Memorandum*, vol. TM-2009-215794, 2009.

[5] N. Patil, J. Celaya, D. Das, K. Goebel, and M. Pecht, "Precursor parameter identification for insulated gate bipolar transistor (IGBT) prognostics," *IEEE Transactions on Reliability*, vol. 58, no. 2, pp. 271–276, 2009.

[6] B. Saha, J. R. Celaya, P. F. Wysocki, and K. F. Goebel, "Towards prognostics for electronics components," in *IEEE Aerospace conference 2009*, (Big Sky, MT), pp. 1–7, 2009.

[7] P. Wysocki, V. Vashchenko, J. Celaya, S. Saha, and K. Goebel, "Effect of electrostatic discharge on electrical characteristics of discrete electronic components," in *Annual Conference of the Prognostics and Health Management Society, 2009*, (San Diego, CA), 2009.

[8] J. Celaya, A. Saxena, P. Wysocki, S. Saha, and K. Goebel, "Towards prognostics of power MOSFETs: Accelerated aging and precursors of failure," in *Annual Conference of the Prognostics and Health Management Society 2010*, (Portland, OR), 2010.

Publications (2/3)



[9] J. R. Celaya, P. Wysocki, V. Vashchenko, S. Saha, and K. Goebel, "Accelerated aging system for prognostics of power semiconductor devices," in *IEEE AUTOTESTCON, 2010*, (Orlando, FL), pp. 1–6, 2010.

[10] A. E. Ginart, I. N. Ali, J. R. Celaya, P. W. Kalgren, D. P. S, and M. J. Roemer, "Modeling SiO2 ion impurities aging in insulated gate power devices under temperature and voltage stress," in *Annual Conference of the Prognostics and Health Management Society 2010*, (Portland, OR), 2010.

[11] C. Kulkarni, G. Biswas, X. Koutsoukos, J. Celaya, and K. Goebel, "Integrated diagnostic/ prognostic experimental setup for capacitor degradation and health monitoring," in *IEEE AUTOTESTCON, 2010*, (Big Sky, MT), pp. 1–7, 2010.

[12] C. Kulkarni, G. Biswas, X. Koutsoukos, J. Celaya, and K. Goebel, "Aging methodologies and prognostic health management for electrolytic capacitors," in *Annual Conference of the Prognostics and Health Management Society 2010*, (Portland, OR), 2010.

[13] C. Kulkarni, G. Biswas, X. Koutsoukos, J. Celaya, and K. Goebel, "Diagnostic/prognostic experiments for capacitor degradation and health monitoring in DC-DC converters," in *ASME 2010 Conference on Smart Materials, Adaptive Structures and Intelligent Systems*, (Philadelphia, PA), 2010.

[14] C. Kulkarni, G. Biswas, X. Koutsoukos, K. Goebel, and J. Celaya, "Physics of failure models for capacitor degradation in DC-DC converters," in *The Maintenance and Reliability Conference (MARCON)*, (Knoxville TN), 2010.

[15] S. Saha, J. Celaya, B. Saha, P. Wysocki, and K. Goebel, "Towards modeling the effects of lightning injection on power MOSFETs," in *Annual Conference of the Prognostics and Health Management Society 2010*, (Portland, OR), 2010.

[16] S. P. Bharadwaj, A. E. Ginart, I. N. Ali, P. W. Kalgren, J. Celaya, and S. Poll, "Solar cells aging estimation based on impedance characterization," in *IEEE Aerospace Conference 2011*, (Big Sky, MT), 2011.

Publications (3/3)



[17] J. R. Celaya, C. Kulkarni, G. Biswas, and K. Goebel, "Towards prognostics of electrolytic capacitors," in *AIAA Infotech@Aerospace 2011*, (St. Louis, MO), 2011.

[18] J. R. Celaya, A. Saxena, V. Vashchenko, S. Saha, and K. Goebel, "Prognostics of power MOSFET," in *23rd International Symposium on Power Semiconductor Devices and ICs*, (San Diego, CA), 2011.

[19] J. J. Ely, T. X. Nguyen, G. N. Szatkowski, S. V. Koppen, J. J. Mielnik, R. K. Vaughan, P. F. Wysocki, J. R. Celaya, and S. Saha, "Lightning pin injection test: MOSFETS in "ON" state," *NASA Technical Memorandum*, 2011.

[20] C. Kulkarni, G. Biswas, J. Celaya, and K. Goebel, "Prognostics techniques for capacitor degradation and health monitoring," in *The Maintenance and Reliability Conference (MARCON)*, (Knoxville TN), 2011.



Questions

THANK YOU!

THIS WORK WAS FUNDED BY NASA IVHM PROJECT UNDER THE AVIATION SAFETY PROGRAM