
Self-Nulling Lock-in Detection Electronics for Capacitance Probe Electrometer

NASA's Jet Propulsion Laboratory, Pasadena, California

A multi-channel electrometer voltmeter that employs self-nulling lock-in detection electronics in conjunction with a mechanical resonator with non-contact voltage sensing electrodes has been developed for space-based measurement of an Internal Electrostatic Discharge Monitor (IESDM). The IESDM is new sensor technology targeted for integration into a Space Environmental Monitor (SEM) subsystem used for the characterization and monitoring of deep dielectric charging on spacecraft.

Use of an AC-coupled lock-in amplifier with closed-loop sense-signal nulling via generation of an active guard-driving feedback voltage provides the resolution, accuracy, linearity and stability needed for long-term space-based measurement of the IESDM. This implementation relies on adjusting the feedback voltage to drive the sense current received from the

resonator's variable-capacitance-probe voltage transducer to approximately zero, as limited by the signal-to-noise performance of the loop electronics. The magnitude of the sense current is proportional to the difference between the input voltage being measured and the feedback voltage, which matches the input voltage when the sense current is zero. High signal-to-noise-ratio (SNR) is achieved by synchronous detection of the sense signal using the correlated reference signal derived from the oscillator circuit that drives the mechanical resonator. The magnitude of the feedback voltage, while the loop is in a settled state with essentially zero sense current, is an accurate estimate of the input voltage being measured. This technique has many beneficial attributes including immunity to drift, high linearity, high SNR from synchronous detection of a single-

frequency carrier selected to avoid potentially noisy 1/f low-frequency spectrum of the signal-chain electronics, and high accuracy provided through the benefits of a driven shield encasing the capacitance-probe transducer and guarded input triaxial lead-in.

Measurements obtained from a 2-channel prototype electrometer have demonstrated good accuracy ($|\text{error}| < 0.2 \text{ V}$) and high stability. Twenty-four-hour tests have been performed with virtually no drift. Additionally, 5,500 repeated one-second measurements of 100 V input were shown to be approximately normally distributed with a standard deviation of 140 mV.

This work was done by Brent R. Blaes and Rembrandt T. Schaefer of Caltech for NASA's Jet Propulsion Laboratory. Further information is contained in a TSP (see page 1). NPO-47339

Discontinuous Mode Power Supply

Goddard Space Flight Center, Greenbelt, Maryland

A document discusses the changes made to a standard push-pull inverter circuit to avoid saturation effects in the main inverter power supply. Typically, in a standard push-pull arrangement, the unsymmetrical primary excitation causes variations in the volt second integral of each half of the excitation cycle that could lead to the establishment of DC flux density in the magnetic core, which could eventually

cause saturation of the main inverter transformer.

The relocation of the filter reactor normally placed across the output of the power supply solves this problem. The filter reactor was placed in series with the primary circuit of the main inverter transformer, and is presented as impedance against the sudden changes on the input current. The reactor averaged the input current in the primary

circuit, avoiding saturation of the main inverter transformer. Since the implementation of the described change, the above problem has not reoccurred, and failures in the main power transistors have been avoided.

This work was done by John Lagadinos and Ethel Poulos of Pulse Systems, Inc. for Goddard Space Flight Center. Further information is contained in a TSP (see page 1). GSC-16281-1

Optimal Dynamic Sub-Threshold Technique for Extreme Low Power Consumption for VLSI

This technique approaches increased chip density with lower power consumption.

NASA's Jet Propulsion Laboratory, Pasadena, California

For miniaturization of electronics systems, power consumption plays a key role in the realm of constraints. Considering the very large scale integration (VLSI) design aspect, as transistor feature size is decreased to 50 nm and

below, there is sizable increase in the number of transistors as more functional building blocks are embedded in the same chip. However, the consequent increase in power consumption (dynamic and leakage) will serve as a key

constraint to inhibit the advantages of transistor feature size reduction.

Power consumption can be reduced by minimizing the voltage supply (for dynamic power consumption) and/or increasing threshold voltage (V_{th} , for re-

ducing leakage power). When the feature size of the transistor is reduced, supply voltage (V_{dd}) and threshold voltage (V_{th}) are also reduced accordingly; then, the leakage current becomes a bigger factor of the total power consumption. To maintain low power consumption, operation of electronics at sub-threshold levels can be a potentially strong contender; however, there are two obstacles to be faced: more leakage current per transistor will cause more leakage power consumption, and slow response time when the transistor is operated in weak inversion region.

To enable low power consumption and yet obtain high performance, the

CMOS (complementary metal oxide semiconductor) transistor as a basic element is viewed and controlled as a four-terminal device: source, drain, gate, and body, as differentiated from the traditional approach with three terminals: i.e., source and body, drain, and gate.

This technique features multiple voltage sources to supply the dynamic control, and uses dynamic control to enable low-threshold voltage when the channel (N or P) is active, for speed response enhancement and high threshold voltage, and when the transistor channel (N or P) is inactive, to reduce the leakage current for low-leakage power consumption.

This work was done by Tuan A. Duong of Caltech for NASA's Jet Propulsion Laboratory. Further information is contained in a TSP (see page 1).

In accordance with Public Law 96-517, the contractor has elected to retain title to this invention. Inquiries concerning rights for its commercial use should be addressed to:

*Innovative Technology Assets Management
JPL*

Mail Stop 202-233

4800 Oak Grove Drive

Pasadena, CA 91109-8099

E-mail: iaoffice@jpl.nasa.gov

Refer to NPO-47337, volume and number of this NASA Tech Briefs issue, and the page number.

Hardware for Accelerating N-Modular Redundant Systems for High-Reliability Computing

Goddard Space Flight Center, Greenbelt, Maryland

A hardware unit has been designed that reduces the cost, in terms of performance and power consumption, for implementing N-modular redundancy (NMR) in a multiprocessor device. The innovation monitors transactions to memory, and calculates a form of sumcheck on-the-fly, thereby relieving the processors of calculating the sumcheck in software.

This sumcheck could be calculated using addition operations, or CRC-type (cyclic redundancy check) operations — whichever is most economical in terms of

die area and power consumption. In each of the NMR systems, the sumcheck logic is initialized at the start of a task (a well-defined unit of work that will be performed by each of the NMR systems), then captured and transmitted to the vote-taker at the end of the task. The vote-taker compares the sumchecks, determines if errors have occurred, and what action, if any, should be taken to correct the errors.

The advantage over existing techniques is that minimal logic is required to implement the sumcheck unit, mini-

mal power is consumed by the sumcheck unit when active, and the unit can have a reduced power sleep mode when inactive. Calculating a sumcheck for a task using the sumcheck unit requires no additional cycles, and so has lower latency than calculating it as a post-task in the processing unit.

This work was done by Keith Bindloss and Carl Dobbs, Sr. of Coherent Logix for Goddard Space Flight Center. Further information is contained in a TSP (see page 1). GSC-16324-1