

PACKAGING TECHNOLOGIES FOR HIGH TEMPERATURE ELECTRONICS AND SENSORS

Liang-Yu Chen^{1,a}, Gary W. Hunter^{2,b}, Philip G. Neudeck^{2,c}, Glenn M. Beheim^{2,d},
David J. Spry^{2,e}, and Roger D. Meredith^{2,f}

¹Ohio Aerospace Institute/NASA Glenn Research Center, Cleveland, OH 44142

²NASA Glenn Research Center, Cleveland, OH 44135

^aEmail: liangyu.chen@grc.nasa.gov, ^bEmail: gary.w.hunter@nasa.gov,

^cEmail: neudeck@nasa.gov, ^dEmail: glenn.m.beheim@nasa.gov,

^eEmail: david.j.spry@nasa.gov, ^fEmail: roger.d.meredith@nasa.gov

Keywords: Packaging, high temperature, electronics, sensors

Abstract

This paper reviews ceramic substrates and thick-film metallization based packaging technologies in development for 500°C silicon carbide (SiC) electronics and sensors. Prototype high temperature ceramic chip-level packages and printed circuit boards (PCBs) based on ceramic substrates of aluminum oxide (Al₂O₃) and aluminum nitride (AlN) have been designed and fabricated. These ceramic substrate-based chip-level packages with gold (Au) thick-film metallization have been electrically characterized at temperatures up to 550°C. A 96% alumina based edge connector for a PCB level subsystem interconnection has also been demonstrated recently. The 96% alumina packaging system composed of chip-level packages and PCBs has been tested with high temperature SiC devices at 500°C for over 10,000 hours. In addition to tests in a laboratory environment, a SiC JFET with a packaging system composed of a 96% alumina chip-level package and an alumina printed circuit board mounted on a data acquisition circuit board was launched as a part of the MISSE-7 suite to the International Space Station via a Shuttle mission. This packaged SiC transistor was successfully tested in orbit for eighteen months. A spark-plug type sensor package designed for high temperature SiC capacitive pressure sensors was developed. This sensor package combines the high temperature interconnection system with a commercial high temperature high pressure stainless steel seal gland (electrical feed-through). Test results of a packaged high temperature capacitive pressure sensor at 500°C are also discussed. In addition to the pressure sensor package, efforts for packaging high temperature SiC diode-based gas chemical sensors are in process.

Introduction

Various SiC electronics and sensors are currently under development for applications in 500°C high temperature environments such as hot sections of aerospace engines and the surface of Venus. In order to conduct long-term tests and eventually commercialize these SiC devices, compatible packaging technologies for the SiC electronics and sensors are required. This article reviews packaging technologies

developed for 500°C SiC electronics and sensors to address both component and subsystem level packaging needs for instrumentation for high temperature environments. The packaging system for high temperature SiC electronics includes ceramic chip-level packages, ceramic PCBs, and edge-connectors. High temperature durable die-attach and precious metal wire-bonding are used in the chip-level packaging process. A high temperature sensor package is specifically designed to address high temperature micro-fabricated capacitive pressure sensors for high pressure environments. This paper reviews development of these electronics and sensor packaging technologies, including some test results of SiC electronics and capacitive pressure sensors using these packaging technologies in laboratory as well as in space and flight environments.




Figure 1: Prototype high temperature chip-level packages based on aluminum nitride (left), 96% alumina (center), and 90% alumina (right) [4]. These packages have 8 I/Os.

Electronics Packaging

Compared with other ceramic substrate materials, 96% alumina substrates have better dielectric performance at high temperature [1] while aluminum nitride has a relatively low coefficient of thermal expansion (CTE, 4.5 ppm/°K) that is close to that of SiC (4.0 ppm/°K). So aluminum nitride substrate based packages provide better thermal-mechanical reliability (compared to alumina with CTE of 7.4 ppm/°K). Selected thick-film materials designed for alumina and aluminum nitride

substrates have been tested as substrate metallization for 500°C packaging applications [2,3]. Prototype high temperature ceramic chip-level packages based on ceramic substrates of aluminum oxides and aluminum nitride have been developed to address packaging needs for small scale 500°C SiC micro-electronics. These ceramic substrates

Table 1: Parasitic capacitance (upper numbers, in pF or as indicated in nF) and conductance (lower numbers, in μS) of two neighboring I/Os of 96% alumina packages [4]. Those results not measurable are indicated by -.

f (Hz) \ T (°C)	T _r	100	150	200	250	300	350	400	450	500	550
	100	0.00nF 0.00	0.00nF 0.00	0.00nF 0.00	0.00nF 0.00	0.00nF 0.00	0.00nF 0.00	0.00nF 0.00	0.00nF 0.00	0.00nF 0.005	5 0.00
120	1.5 0.000	- 0.000	1 0.000	1 0.000	1.5 0.00	2 0.000	2.0 0.000	2.0 0.000	2.5 0.0015	4 0.002	4 0.0025
1K	1.5 0.001	1.3 0.000	1.3 0.00	1.4 0.000	1.35 0.000	1.5 0.001	1.6 0.001	1.75 0.002	1.85 0.0025	2.15 0.004	2.35 0.0055
10K	1.36 0.003	1.33 0.000	1.3 0.000	1.36 0.001	1.35 0.001	1.46 0.002	1.43 0.004	1.56 0.006	1.54 0.010	1.63 0.015	1.74 0.020
100K	1.33 0.015	1.38 0.006	1.28 0.006	1.36 0.007	1.36 0.009	1.44 0.0135	1.36 0.018	1.427 0.0255	1.42 0.036	1.53 0.052	1.47 0.071
1M	1.29 -	1.30 -	1.29 -	1.40 -	1.35 -	1.45 -	1.33 -	1.39 -	1.42 -	1.45 0.043	1.47 0.12

and Au thick-film metallization based packages have been electrically characterized at temperatures up to 550°C [4]. Figure 1 shows prototype high temperature, low power 8-I/O (Input / Output) chip-level packages based on 96% alumina, 90% alumina, and aluminum nitride. Table 1 shows parasitic capacitance and parallel conductance of two neighboring I/Os (one

of two I/Os is the ground with relatively larger metallization area) of high temperature low power 8-I/O surface-mount packages of 96% alumina (shown in Figure 1) in a temperature range from room temperature to 550°C, at 100Hz, 120 Hz, 1 kHz, 10 kHz, 100 kHz, and 1 MHz [4]. The upper numbers in each table entry are capacitances in unit of pF (or as indicated in nF), while the lower numbers are parasitic conductances in unit of μ S. The package parasitic parameters increase with temperature because of the changes of the dielectric properties of the substrate material with temperature. The data in the table indicate that parasitic effects between two neighboring I/Os basically increase with temperature, but they are satisfactorily low in the entire temperature and frequency ranges. This 96% alumina prototype package meets the basic requirements for packaging many (currently) envisioned high temperature low power and low frequency SiC electronics.



Figure 2: High temperature 96% alumina PCB with four packaged SiC devices [5]. PCB measures 2 inches by 2 inches.




Figure 3: Drain I-V curves of a packaged SiC JFET measured at 500°C at 1, 100, 1k, and 10k hours, Gate bias steps -2V from 0V as top curves [6].

A 96% alumina high temperature circuit board [5] with four SiC devices is shown in Figure 2 [6]. This packaging system has been successfully tested with high temperature SiC JFET (junction gate field-effect transistor) circuits at 500°C for over 10,000 hours. Figure 3 shows I-V curves of a SiC JFET with this packaging system measured at 1, 10, 100, 1,000, and 10,000 hours at 500°C [6]. Without an appropriate packaging, such a long term test of SiC electronics at 500°C would not be possible due to fast degradation of probes. For more detailed analysis of long-term high temperature test results of SiC JFETs see Reference 6. As shown in Figure 2, Au wires were directly and permanently attached to the board for electrical interconnection to the instruments outside of the oven for test. A prototype edge-connector socket, consisting of a 96% alumina box and Inconel contact pins/springs mounted on two plug-in units (not shown) for PCB level interconnection, has been initially demonstrated at 500°C. It is still under development for subsystem level integration, as well as more efficient testing of SiC electronics in high temperature environments.

In addition to these high temperature tests in a laboratory environment, a SiC JFET with 96% alumina based packaging system including a chip-level package and a PCB was tested in NASA Space Shuttle flight and Space Station orbit environments. The data acquisition circuit board with a SiC JFET packaged using

96% alumina packaging system is shown in Figure 4 [7]. The 96% alumina packaging system (with a SiC JFET) is shown in the inset of Figure 4. The circuit board was enclosed in an aluminum box. The circuit box was further integrated into one of two Passive Experiment Containers (PEC) of MISSE-7 (Materials International Space Station Experiment 7). The MISSE-7 suite was mounted outside of the Space Station via an astronaut extra vehicular activity (EVA). The packaged SiC JFET was electrically characterized every hour with temperature monitoring on the orbit for a total of eighteen months. The MISSE-7 suite was exposed to Shuttle launching, atomic oxygen, limited thermal cycling, space radiation, and Shuttle reentry. Figure 5 shows the I-V curves of the packaged SiC JFET measured *in situ* in orbit at 0 hours (the first data acquisition in




Figure 4: Test of SiC JFET with 96% alumina high temperature packaging system on International Space Station (ISS) orbit via MISSE7 [7].




Figure 5: I-V data of SiC JFET with 96% alumina packaging system acquired at 0 hour and 9778 hours on ISS orbit, at temperature of 296 °K.

orbit at this temperature) and 9778 hours (407 days after the first data acquisition). Both in-orbit test results [8] and post - flight examination and test indicate no packaging failure or degradation.

The 96% alumina chip-level packages of this prototype system were not completely fabricated via a commercial co-fire process that is more suitable for large scale low cost commercial production. The co-fired alumina materials adopted by the packaging industry today usually contain glass constituents to provide better adhesion and sealing at interfaces

formed during a co-firing process. This co-firing process is performed at temperatures that are typically lower than the regular sintering temperature for alumina. In order to explore the possibility of using co-fired alumina material systems for high temperature electronics packaging, the dielectric performance of selected high temperature co-fired ceramic (HTCC) alumina (polycrystalline aluminum oxides with glass constituents) substrates were tested at low frequencies ($\leq 1\text{MHz}$) at temperatures up to 550°C . The test results demonstrated better or comparable dielectric performance to that of the 96% alumina indicating a possible future direction of high temperature packaging material systems [9] for commercial production.

A similar aluminum nitride based packaging system is also in parallel development for 500°C applications. However, some commercial aluminum nitride materials demonstrate high dielectric constant and high dielectric loss at elevated temperatures resulting in high parasitic parameters of aluminum nitride substrate based packages. An approach with a glass coating on aluminum nitride surface prior to thick-film metallization was proposed and successfully tested to significantly reduce the parasitic effects of aluminum nitride based packages at temperatures up to 500°C [10].

Pressure Sensor Packaging

A spark-plug type package designed for high temperature SiC capacitive pressure sensors is shown in Figure 6. An electrical interconnection system composed of a miniaturized ceramic substrate with Au thick-film metallization and attached precious metal wires is sealed in a commercial high temperature, high pressure stainless steel gland [11].



Figure 6: Spark-plug type package for high temperature SiC capacitive pressure sensor [11].

The sensor die is electrically connected to the substrate with Au wire-bonds. Figure 7a and 7b show the parasitic capacitance and parallel conductance, respectively, of the sensor package with four interconnections (wires) designed for sensor chips with dimensions up to $2\text{ mm} \times 2\text{ mm}$ using Lava [12] as the high temperature sealant. The




Figure 7: The parasitic capacitance (a) and parallel conductance (b) of the sensor package with Lava sealant [11]. The package was characterized at 1 atm.

parasitic capacitance and conductance are measured between two signal wires with a third wire connected to the shield of an LCZ impedance meter. This sensor package provides very low parasitic effects, as shown in Figure 7a and 7b [11]. Since the sealant is under very high compressive stress, this sensor packaging can be used in very high differential pressure environments. A high temperature SiC capacitive pressure sensor with this package has been tested at temperatures up to 500°C. Figure 8 shows test data of capacitance vs. pressure at room temperature and 500°C. The packaging parasitic effects shown in Figure 7a and 7b have been corrected for (subtracted). A low thermal stress die-attach method for high temperature MEMS sensor packaging is discussed in Reference 3. In addition to pressure sensor packaging, packaging efforts for SiC diode based high temperature gas chemical sensors are also in process [12].




Figure 8: The test results of the packaged high temperature SiC capacitive pressure sensor at room temperature and 500°C after overnight heat treatment at 500°C. Lava sealant is used for packaging. The packaging parasitic capacitances have been subtracted [11].

Summary

Ceramic substrates and thick-film metallization based prototype packaging systems including chip-level packages and compatible printed circuit board were demonstrated for 500°C SiC electronics. A compatible alumina edge-connector socket is under development. The 96% alumina based packaging system has been used to facilitate long-term tests of SiC JFET circuits over 10,000 hours at 500°C. In addition to the tests in the laboratory environment, the 96% alumina packaging system composed of a chip-level package and a PCB has also been tested in Space Shuttle flight and continuous Space Station orbit environments for over eighteen months. Initial test results of selected co-fired alumina material systems show the possibility of using HTCC alumina for future commercialization of high temperature alumina packaging systems. More tests are currently underway to establish an optimal co-fired material system that has improved technical advantages for application at high temperatures, yet is suitable for low cost and large - scale commercial production. A spark-plug type sensor package with low parasitic effects for high temperature capacitive pressure sensors has been developed and tested with SiC sensors at temperatures up to 500°C. This sensor package may be applied to other micro-fabricated solid state sensors for high temperature and high differential pressure environments.

Acknowledgements

The data acquisition software and hardware for test of SiC transistors on ISS orbit via MISSE-7 was designed and implemented by Norman F. Prokop, Lawrence C. Greer, Michael J. Krasowski, and Dan C. Spina at the Space Flight Electronics Lab in NASA GRC. Authors thank Drs. Lawrence G. Matus, Mary V. Zeller, Calvin T. Ramos, and Carl W. Chang for proofreading the article. The high temperature packaging research associated with this paper is currently supported by the Vehicle System Safety Technologies project of the NASA Aviation Safety program.

Reference

- [1] L.-Y. Chen and G.W. Hunter, Temperature Dependent Dielectric Properties of Polycrystalline 96%Al₂O₃ Substrate, Proc. Symposium G, MRS Fall Meeting, Boston, MA, 2004.
- [2] J.S. Salmon, R.W. Johnson, and M. Palmer, Thick Film Hybrid Packaging Techniques for 500°C Operation, in Trans. Fourth Int. Conf. HiTEC, Albuquerque, NM, 1998.
- [3] L.-Y. Chen. and J.-F. Lei, Packaging of Harsh – Environment MEMS Devices (Chapter 12), in: M. Gad-el-Hak (Eds), MEMS Design and Fabrication, The MEMS Handbook (2nd Edition), CRC Press, Boca Raton, LA, 2006.
- [4] L.-Y. Chen and G.W. Hunter, Al₂O₃ and AlN Ceramic Chip-level Packages for 500°C Operation, in Proceedings of High Temperature Electronics Network (HiTEN), Paris, France, 2005.
- [5] L.-Y. Chen, D.J. Spry, and P.G. Neudeck, Demonstration of 500°C AC Amplifier Based on SiC MESFET and Ceramic Packaging, in Proc. Int. Conf. HiTEC, Santa Fe, NM (2006) 240.
- [6] P.G. Neudeck *et al*, Extreme Temperature 6H-SiC JFET Integrated Circuit Technology, Phys. Status Solidi A 206, No. 10, (2009) 2332.
- [7] Norman Prokop, Lawrence C. Greer *et al*, Overview of the NASA GRC MISSE-7 Silicon Carbide JFET Experiment, 2010 National Space and Missile Materials Symposium, Scottsdale, AZ, June 28-July 1, 2010.
- [8] P.G. Neudeck, N.F. Prokop, L.C. Greer III, L.-Yu Chen, and M.J. Krasowski, Low Earth Orbit Space Environment Testing of Extreme Temperature 6H-SiC JFETs on the International Space Station, in Silicon Carbide and Related Materials 2012, edited by E.V. Monakhov, T. Hornos, and B.G. Svensson, Materials Science Forum vols. 679-680, pp. 579-582 (2011).
- [9] L.-Y. Chen, Electrical Performance of Co-Fired Alumina Substrates at High Temperatures, in Proc. Int. Conf. HiTEC, Albuquerque, NM (2012).
- [10] L.-Y. Chen, Improvement of Dielectric Performance of a Prototype AlN High Temperature Chip - level Package, in Proc. HiTEN, Oxford, England, 2011.
- [11] L.-Y. Chen, G.M. Beheim, and R.D. Meredith, Packaging Technology for High Temperature Capacitive Pressure Sensors, in Proc. Int. Conf. HiTEC, Santa Fe, NM, 2006.

[12] J.C. Xu, G.W. Hunter *et al*, Chemical Micro-sensor Development for Aerospace Applications, presented on 59th International Instrumentation Symposium and MFPT 2013 Joint Conference, Cleveland, OH, 2013.



Setting the Standard for Automation™

Packaging Technologies for High Temperature Electronics and Sensors

Liang-Yu Chen¹, Gary W. Hunter², Philip G. Neudeck²,
Glenn M. Beheim², David J. Spry², and Roger D. Meredith²

¹Ohio Aerospace Institute/NASA GRC, Cleveland, OH
44142

²NASA Glenn Research Center, Cleveland, OH 44135

Standards
Certification
Education & Training
Publishing
Conferences & Exhibits

Presenter

- Liang-Yu Chen
- Senior Scientist
- Ohio Aerospace Institute (OAI) / NASA Glenn Research Center
- Ph.D. in experimental solid state physics/Case Western Reserve University
- Research Interests
 - Packaging materials, process, design, and testing for high temperature SiC electronics and sensors for aerospace applications
- Currently supporting high temperature electronics/sensor packaging research at NASA Glenn Research Center




Outline

Background

- 500°C SiC electronics and sensors
- Packaging needs and packaging concept/functions

Review of ceramic substrates and thick-film metallization based packaging technologies for 500°C SiC devices

- Packaging systems for 500°C SiC electronics



- Packaging system for SiC capacitive pressure sensors



Summary

Acknowledgements

Background: High Temperature Devices and Packaging

Background

500°C SiC electronics and MEMS sensors have been demonstrated

- JFETs and JFETs based circuits
- MEMS based pressure sensor and Schottky diode based gas chemical sensors
- Applications include aerospace engine control and long term Venus probes

Packaging technologies needed for long-term test and eventual commercialization of 500°C SiC electronics and sensors


Conventional packaging materials fail/degrade at high temperatures

- Plastic materials melt, de-polymerize, and burn at 500°C
- Alloys (solder) melt and oxidize rapidly at 500°C
- High thermal stress due to thermal expansion mismatch can cause permanent mechanical failure at structure level

Background: Packaging Concepts



Packaging Technology for Electronics/Sensors

- Packaging is essential to microelectronics and sensors
 - Mechanical support
 - Electrical interconnection
 - Electromagnetic, chemical environment
- Chip-level packaging
 - Substrate and metallization
 - Die-attach
 - Wire-bonding
- Printed Circuit Board (PCB)
 - Interconnecting packaged chips and passives
- PCB edge connectors
 - Subsystem level packaging
- Capacitive pressure sensor packaging
 - Spark-plug type
 - High differential pressure environment



Packaging Systems for 500°C SiC Electronics

Ceramic Chip-level Packages and PCBs




- Three types of ceramics and Au thick-film metallization based chip-level packages and printed circuit boards (PCBs)
- Chip-level packages characterized between room temperature and 500°C
- An edge connectors in development for PCB – PCB (subsystem-level) interconnection



Packaging Systems for 500°C SiC Electronics

- 96% alumina packaging system - laboratory test

96% Alumina Chip-level Packages



Parasitic Equivalent



Parasitic Capacitance and Conductance of Neighboring I/Os

T (°C)	f (Hz)	T_R	100	150	200	250	300	350	400	450	500	550
100	0.00nF	0.00nF	0.00nF	0.00nF	0.00nF	0.00nF	0.00nF	0.00nF	0.00nF	0.00nF	< 5	5
	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.005	0.00	0.00
120	0.5	0.5	0.5	0.5	1	1	1	1.5	1.5	1.5	1.5	2
	0.000	0.000	0.000	0.000	0.000	0.000	0.000	0.000	0.000	0.0005	0.001	0.001
1K	0.5	0.5	0.5	0.5	0.5	0.5	0.6	0.7	0.7	0.7	0.8	0.95
	0.000	0.000	0.000	0.000	0.000	0.000	0.000	0.000	0.001	0.001	0.002	0.0025
10K	0.49	0.50	0.50	0.50	0.490	0.49	0.52	0.53	0.58	0.59	0.65	0.69
	0.001	0.000	0.000	0.000	0.000	0.001	0.001	0.002	0.003	0.004	0.006	0.008
100K	0.492	0.486	0.497	0.497	0.493	0.487	0.517	0.539	0.535	0.563	0.585	0.577
	0.005	0.006	0.0015	0.0015	0.002	0.003	0.005	0.007	0.011	0.015	0.022	0.030
1M	0.501	0.497	0.485	0.485	0.506	0.499	0.529	0.533	0.55	0.556	0.544	0.55
	-	-	-	-	-	-	-	-	-	-	-	-



Usable for packaging many envisioned low power 500°C devices/ circuits

Packaging Systems for 500°C SiC Electronics



- 96% alumina packaging system - laboratory test

Test Results of Packaged SiC JFET



Neudeck, Spry, *et al*, 2008 ECSCRM

- A packaged SiC JFET characterized at 500°C
- 96% alumina packaging system
- Less than 7% change in the JFET characteristics in first 6000 hours
- Tested at 500°C for over 10,000 hrs
- Demonstrated for long term operation at 500°C for the first time


Packaging Systems for 500°C SiC Electronics

- 96% alumina packaging system - laboratory test

PCB Edge Connector for 500°C Low Power Electronics

- Subsystem Level Interconnection


- PCB level interconnection
- For 500°C operation
- 96% alumina structure
- High temperature thick-film metallization
- 15 mil Au wires with fiber insulation sleeves
- High temperature alloy springs for electrical contacts
- In development and test



Packaging Systems for 500°C SiC Electronics

- 96% alumina packaging system – space and flight test

Space and Flight Test of 96% Alumina Packaging System




- 96% alumina chip-level packaging, PCB, and joining materials
- First flight and space test of 96% alumina high temperature harsh environment packaging system
- Monitor packaged SiC JFET DC parameter and compare with a SiC JFET in a conventional package

Packaging Systems for 500°C SiC Electronics

- 96% alumina packaging system – space and flight test

Space and Flight Test of 96% Alumina Packaging System





- MISSE7 suite exposed to Shuttle launch, atomic oxygen, space radiation, thermal cycling, and reentry
- In an aluminum box
- Eighteen months on ISS orbit

Packaging Systems for 500°C SiC Electronics

- 96% alumina packaging system – space and flight test

On-orbit I-V Data of Packaged SiC JFETs



- I-V data acquired every hour with temperature measurement
- Eighteen months on orbit
- Latest set of V_{DS} vs. I_D curves shows no degradation
- No packaging degradation/failure detected after space and flight tests


Future development of alumina high temperature packaging systems

Co-fired Alumina


- 96% alumina substrate based packaging system
 - Dielectric properties of 96% alumina measured at temperatures up to 550°C
 - Excellent electrical and dielectric properties as substrate for conventional electronics
 - Thin-film and thick-film metallization available
 - 96% alumina packaging system long term tested with SiC electronics at 500°C
 - Chip-level packages not fabricated with co-fired process
- Low temperature and high temperature co-fired (LTCC and HTCC) alumina substrates ?
 - A few percent of glass used in co-fired alumina systems
 - Suitable for large scale commercialization
 - Dielectric performance at high temperatures?
 - Metallization scheme?

Future development of alumina high temperature packaging systems – Co-fired alumina

Dielectric Constant



AC Conductivity



Dielectric constant of HTCC alumina stable below 300°C, increases slightly with T above 300°C – less compared with 96% alumina and LTCC alumina

AC conductivity of HTCC alumina is lower and increases less compared with 96% alumina and LTCC alumina

Future development of alumina high temperature packaging systems – Co-fired alumina

Compared with 96% alumina


- Dielectric constant and AC conductivity of LTCC alumina increase with T rapidly above 300°C, so this material is more suitable for the temperature range below 350°C
- Dielectric constant of HTCC alumina is slightly lower and it increases less with temperature. AC conductivity of this material is also lower than that of 96% alumina at temperatures above 200°C
- Dissipation factor of LTCC alumina is always higher at temperatures above 100°C
- Dissipation factor of HTCC alumina is always lower compared with that of 96% alumina at temperatures above 250°C
- HTCC alumina is also better for hermetic sealing
- Alumina based binders used for HTCC thick-film materials are expected to be thermal dynamically stable in a wide temperature range

Packaging system for SiC capacitive pressure sensors

Spark - Plug Type Package for High Temperature Capacitive Pressure Sensors




- 96% alumina substrate with Au thick-film metallization
- Four 10 mil diameter Au wires (I/Os) attached
- Au wires extended by four Pd wires
- Pd wires sealed in a commercial SS high temperature gland
- The gland operable up to 8000 psi
- Electrically characterized between RT and 500°C
- Low parasitic effects
- May apply to other micro-fabricated solid sensors




Packaging system for SiC capacitive pressure sensors

Spark-plug Type Package for High Temperature Capacitive Pressure Sensors

Conductance between two wires





Capacitance between two wires



- Stainless steel sealing gland with LAVA seal
- Wiring configuration: two signal wires with third wire for “shield”
- Low parasitic capacitance at high frequencies > 10 kHz
- No direct impact on capacitance measurement results from parasitic conductance
- Usable for packaging some envisioned high temperature sensors

Packaging system for SiC capacitive pressure sensors

Spark-plug Type Package for High Temperature Capacitive Pressure Sensors






2.5 mm

- Capacitive SiC pressure sensor with four polycrystalline SiC diaphragms electrically connected in parallel
- Measured at 100 kHz
- Packaging parasitic effects subtracted
- Parasitic conductance to be further reduced for packaging other sensors

Packaging system for SiC capacitive pressure sensors

Low Stress Die-attach Structure for MEMS Packaging



Von Mises Stress contour plot of top and bottom of die

- Cantilever area for mechanical operation, cantilever area is almost stress free

Packaging Technologies for High Temperature Electronics and Sensors

4:30PM May 14, 2013



Summary

Ceramic substrates and thick-film metallization based packaging systems demonstrated at 500°C

- ◆ Alumina and aluminum nitride chip-level packages and PCBs
- ◆ Packaged SiC JFET circuits successfully tested for over 10,000 hours at 500°C
- ◆ Over 100 thermal cycle tests between T_R and 500°C conducted
- ◆ Tested in *in situ* IIS orbit for 18 months as well as Shuttle flight conditions
- ◆ A compatible edge-connector in development
- ◆ Co-fired alumina system proposed for commercial production

A spark-plug type sensor package for 500°C sensors

- ◆ Low parasitic effects
- ◆ Characterized and tested with a SiC sensor at temperatures up to 500°
- ◆ A low stress die-attach structure developed for high temperature MEMS
- ◆ This sensor package applies to high temperature and high differential pressure environments

Packaging for high temperature gas chemical sensors in process

Further development needed for higher density, higher power, higher frequency, and higher temperature applications

Thank You Very Much for Your Attention!



Acknowledgements

The data acquisition software and hardware for test of SiC transistors on ISS orbit via MISSE-7 was designed and implemented by Norman F. Prokop, Lawrence C. Greer, Michael J. Krasowski, and Dan C. Spina of the Space Flight Electronics Lab at NASA GRC. Authors thank Drs. Lawrence G. Matus, Mary V. Zeller, and Calvin T. Ramos for proofreading the presentation. The high temperature packaging research is currently supported by the Vehicle System Safety Technologies project of the NASA Aviation Safety program.

