Technical Memorandum 33-516

DALG – A Program for Test Pattern Generation in Combinational Logical Circuits
Technical Memorandum 33-516

DALG – A Program for Test Pattern Generation in Combinational Logical Circuits

JET PROPULSION LABORATORY
CALIFORNIA INSTITUTE OF TECHNOLOGY
PASADENA, CALIFORNIA

November 15, 1971
PREFACE

The work described in this report was performed by the Quality Assurance and Reliability Division of the Jet Propulsion Laboratory.
CONTENTS

Introduction ................................................. 1

A. Test Pattern Generation ............................... 1

B. Input ................................................. 2

C. Verification of Test Patterns ......................... 2

D. Input Error Detection ................................. 3

E. Limitations ............................................ 3

DALG — A Program for Test Pattern Generation in Combinational Logical Circuits ......................... 4

Input ..................................................... 6

Output ................................................... 10

Description ............................................... 14

References ............................................... 15

Sample Problem, Circuit No. 1 ....................... 16

Sample Problem, Circuit No. 2 ....................... 17

Appendix .................................................. 37
The document is primarily a user's manual for a computer program DALG which generates test patterns for detecting faults in combinational logic circuits containing up to 200 logical gates. The gates may be of logical types AND, OR, NAND, NOR, NOT, or Exclusive OR. The faults may be any one gate or input stuck at a fixed value (0 or 1).

In addition to test pattern generation DALG will also determine whether or not the given test pattern will detect given faults in a circuit. Sample problems are given along with input data sheets and printed output to illustrate the capabilities of the program.
INTRODUCTION

The material contained in this section of this document is designed to describe briefly, in broad terms, the uses of the computer program DALG. The remainder of the document is designed to guide a user of the DALG program.

The program DALG will generate test patterns to detect faults in combinational logical circuits containing up to 200 logical gates. The gates may be of logical types AND, OR, NAND, NOR, NOT, or EXCLUSIVE OR. The faults may be any one gate or input stuck at a fixed value (0 or 1).

In addition to the sample problems used in the document, an application to a large scale integrated circuit is shown in an appendix.

The program has the following features:

A. Test Pattern Generation

1. A request to generate a test pattern for the detection of a specific fault in a circuit may be made.

2. A request for a sequence of test patterns to detect all possible simple faults in a circuit requires only one card (simple fault - a single gate or input stuck at 0 or stuck at 1).

3. A test pattern generated to detect a particular fault is checked by simulation against a list of faults to be detected and, if the test pattern is capable of detecting additional faults, this fact is noted.
4. As test patterns for detection of faults are generated, these faults are automatically deleted from the list of faults to be detected. This minimizes to some extent the number of test patterns required to screen for all possible simple faults.

5. For a given test pattern, the status of each logical gate and input in the failure-free circuit is printed out. The same information is also printed out for the failing circuit in which the given test pattern will detect the failure.

B. Input

1. A circuit to be analyzed by DALG is described in terms of inputs and logical gates and:
   a. the gate or input is denoted by a pair of Hollerith symbols;
   b. each gate is described on a single card as to its logical function and its inputs.

   These properties allow easy modification of an input deck when a circuit is changed.

2. Simple control cards allow the user to easily control the order of analysis on circuits.

C. Verification of Test Patterns

Arbitrary test patterns may be checked to determine whether or not they will detect a given fault in a circuit.

1. The test patterns may originate as input or from the test pattern generation portion of DALG.
2. The faults simulated may be multiple faults and may be specified as input or be pseudo randomly generated faults.

D. **Input Error Detection**

The program performs extensive error checking on the input data.

E. **Limitations**

The program at present is limited to circuits with at most 40 inputs and 200 logical gates, but these limits can be increased with only minor changes in the program.
The program DALG will generate test patterns to detect faults in combinational logical circuits. The algorithm considers only logical faults of gates or inputs and only those faults stuck at 0 or stuck at 1. A test pattern which will detect a specific fault is a set of input values such that the value of at least one output for the fault free circuit is different than that of the circuit with the specific fault.

The program is based upon an algorithm developed by J. P. Roth of IBM (Ref. 1). This algorithm functions by tracing out the effects of a logical failure through only those paths which are "sensitive" to the failure. If a so-called "sensitized path" contains an output, then the remainder of the circuit is checked to see if there is a set of values for the (internal) outputs of each gate and a set of inputs which are consistent with logical values at every point along the sensitized path. If this is the case, then a test for a fault is found. If, on the other hand, inconsistencies are found for all possible values which can be varied, then another sensitized path is chosen and the procedure repeated. Either a test pattern will be found or all paths in the circuit sensitive to the specific fault will be exhausted. In this latter case, there is no test for the fault and, in fact, there is redundancy in the circuit; for greater detail on the algorithm, see the monograph by Chang, Manning and Metze (2) and (1) by Roth.

In order to facilitate use of the program, a brief of its major parts is in order. They are 1) DALG, 2) CREAD, 3) FTEST, 4) OPUT, and 5) KMPR.

The main program, DALG, is very short and merely needs a single card which controls access to the subprograms CREAD, FTEST, OPUT, and KMPR or indicates an exit from the program. The card read also specifies available options. The program CREAD reads, as input, cards describing the circuit to be tested. The circuit description is printed out and tested
for the presence of feedback loops. If no feedback loops are present, then control is returned to DALG. If a feedback loop is present, then control is not returned to DALG. If a feedback loop is present, then the logical gates of the circuit are partitioned into components each of which is a part of the same feedback loop. A gate with no feedback being considered as a component with only one member. The program is then terminated.

The subprogram FTEST assumes that CREAD has processed cards describing the circuit and attempts to find a test for gate or input ALPHA stuck at BETA (where BETA=0 or BETA=1). If such a test is found, then the pattern of inputs is checked via simulation for any fault on "the LIST" for which a test has not yet been found. As tests for specific faults are found, either by Roth's algorithm or by simulation, they are removed from "the LIST."

The subprogram OPUT will automatically attempt to find test patterns for all faults in the LIST. This is done by systematically submitting faults in the LIST to FTEST until the LIST is exhausted or until each fault has been submitted to FTEST.

The subprogram KMPR uses a sequence of test patterns to screen faulty circuits. The test patterns may come from any one of the following:

1) the output of FTEST
2) the output of OPUT
3) card input
4) a previous execution of KMPR.

The faulty circuits to be screened may be specified or may be randomly generated.

*"the LIST" of faults initially consists of all input and gates stuck at 0 and stuck at 1. For example, suppose the circuit under consideration consists of two inputs I1 and I2 and one gate G1, then the LIST (of faults) would contain six (6) items namely: 1) I1 stuck at 0, 2) I1 stuck at 1, 3) I2 stuck at 0, 4) I2 stuck at 1, 5) G1 stuck at 0, and 6) G1 stuck at 1.
There are three (3) main types of input cards: 1) Control cards for DALG, 2) Circuit description cards for CREAD, and 3) KMPR specification cards. The control cards for DALG are shown in Table 1.

CIRCUIT DESCRIPTION CARDS READ BY CREAD

The various gates and inputs in the circuit are identified by a two BCD character symbol (any two symbols may be used except a double blank which is used as a delimiter). The kinds of logical gates allowed are AND, NAND, OR, NOR, NOT, and EXCLUSIVE-OR and these functions are denoted as shown below.

<table>
<thead>
<tr>
<th>Type of Gate</th>
<th>Function Symbol (Two characters)</th>
</tr>
</thead>
<tbody>
<tr>
<td>AND</td>
<td>Ab*</td>
</tr>
<tr>
<td>NAND</td>
<td>NA</td>
</tr>
<tr>
<td>OR</td>
<td>OR</td>
</tr>
<tr>
<td>NOR</td>
<td>NO</td>
</tr>
<tr>
<td>NOT</td>
<td>Nb*</td>
</tr>
<tr>
<td>EXCLUSIVE OR</td>
<td>EO</td>
</tr>
</tbody>
</table>

* (b= blank)

The first card read by CREAD is a card which contains the symbols of each of the inputs; Cols. 1-2 contain the first input symbol, Cols. 3-4 contain the second input symbol, Cols. 4-6 contain the third input symbol, Cols. 7-8 contain the fourth input, etc.

The next card read by CREAD contains a description of a gate in the circuit; the format of the card is as follows:

Cols. 1-2 Symbolic designation of gate
Cols. 3-4 Function symbol of gate
Cols. 5-6 Symbolic designation of first input
Cols. 6-7 Symbolic designation of second input
Etc.
### TABLE 1

**DESCRIPTION OF DALG CONTROL CARDS**

<table>
<thead>
<tr>
<th>Type</th>
<th>1st Entry</th>
<th>2nd Entry</th>
<th>3rd Entry</th>
<th>Effect or Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Col. 5=0</td>
<td>Cols. 9-10 = two alpha - numeric characters</td>
<td>-</td>
<td>Will cause program to print &quot;Programmed Exit&quot; &quot;ALPHA&quot; = (Cols. 9-10 printed out) and stop</td>
</tr>
<tr>
<td>1</td>
<td>Col. 5=1</td>
<td>-</td>
<td>-</td>
<td>Will transfer control to CREAD</td>
</tr>
<tr>
<td>2</td>
<td>Col. 5=2</td>
<td>Cols. 9-10 = ALPHA</td>
<td>Col. 10 = 0 or 1</td>
<td>Transfers control to FTEST and attempts to find a test for gate or input alpha stuck at zero or one</td>
</tr>
<tr>
<td>3</td>
<td>Col. 5=3</td>
<td>-</td>
<td>-</td>
<td>Transfers control to OPUT</td>
</tr>
<tr>
<td>4</td>
<td>Col. 5=4</td>
<td>Cols. 9-10 = ALPHA</td>
<td>Cols. 11-15 = BETA</td>
<td>Transfers control to KMPR and screens faulty circuits. For description of function of ALPHA and BETA see section on KMPR input.</td>
</tr>
</tbody>
</table>
There is one such card for each gate in the circuit. There is no required order for these cards described. Following all of the cards describing the gates in a circuit there must be a blank card and then a card listing the gates or inputs which are also used as outputs. This card has the format:

Cols. 1-2    First output symbol
Cols. 3-4    Second output symbol
Cols. 5-6    Third output symbol
Etc.

**KMPR Specification Cards**

The subprogram KMPR uses a sequence of test patterns to screen for fault detection. Therefore, the data needed by this program should specify the test patterns and the faulty circuits. There are two classes of KMPR specification cards and several types of cards within each class. They are described below.

**Test Pattern Cards**

Type TP1 - Title card - will be reproduced as a part of the heading describing a test pattern. The first two columns of the card may not both be blank, otherwise any message is acceptable.

Type TP2 - Specifies the values of each input in the test pattern.

<table>
<thead>
<tr>
<th>Column</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-2</td>
<td>Input Symbol</td>
</tr>
<tr>
<td>3</td>
<td>Value (0 or 1)</td>
</tr>
<tr>
<td>4-5</td>
<td>Input Symbol</td>
</tr>
<tr>
<td>6</td>
<td>Value (0 or 1)</td>
</tr>
<tr>
<td>Etc.</td>
<td></td>
</tr>
</tbody>
</table>

There are no more than 26 input symbols and corresponding values on a card. If there are more than 26 inputs to the circuit, then after
specifying 26 input symbols and the corresponding values on a card, the following card will contain the remaining input symbols and values starting in column 1. There is no required order for the inputs on the card, but all of the inputs in the circuit must be specified or there will be an error stop.

Type TP3 - Indicates the end of sequence of test pattern cards. Columns 1-6 must be blank. Otherwise, the card may contain any legitimate characters in columns 7-80.

Faulty Circuit Cards

Type FC1 - Specifies logical faults in a circuit.

<table>
<thead>
<tr>
<th>Column</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-2</td>
<td>Faulty Gate or Input Symbol</td>
</tr>
<tr>
<td>3</td>
<td>Stuck-at-value (0-1)</td>
</tr>
<tr>
<td>4-5</td>
<td>Faulty Gate or Input Symbol</td>
</tr>
<tr>
<td>6</td>
<td>Stuck-at-value</td>
</tr>
</tbody>
</table>

Etc.

N.B. Faulty Inputs must be listed before faulty gates.

There are no more than 26 faults allowed in a single circuit.

Type FC2 - Indicates end of sequence of type FC1 cards. Columns 1-2 of this card must be blank; otherwise, any legitimate characters may be punched in columns 3-80.

Type FC3 - Specifies number of faulty circuits with BETA pseudo-random faults or less per circuit. Also specifies status of random number generator. The format of this card is:

<table>
<thead>
<tr>
<th>Column</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-5 (right justified)</td>
<td>N = the number of faulty circuits</td>
</tr>
<tr>
<td>6-10 (right justified)</td>
<td>N1 - If N1 is positive, the pseudo-random number generator is initialized and called N1 times. If N1 is not positive, then the status of the pseudo-random number generator is unchanged.</td>
</tr>
</tbody>
</table>
The order of appearance of KMPR specification cards in an input deck

The transfer to KMPR from DALG is caused by a type 4 DALG control card. The order of KMPR specification cards depends upon the two parameters ALPHA and BETA specified on the type 4 DALG control card.

Case 1A - ALPHA = two blank characters.

There are no test pattern cards (test patterns have already been specified by other parts of the program such as FTEST, OPUT, or previous calls to KMPR).

Case 1B - ALPHA two blank characters

For each test pattern, there are in the order listed:

1) One type TP1 card
2) One (26 or less inputs) or two type TP2 card(s).

At the end of the sequence of types TP1 and TP2 cards, there must be a type TP3 card.

Case IIA - BETA = 0

There is for each faulty circuit a type FC1 card. After all of the type FC1 cards, there must be a type FC2 card.

Case IIB - BETA is positive. There is one only type FC3 card. In any case, test pattern cards (if any) always proceed faulty circuit cards.

OUTPUT

The output of DALG may be classified as 1) CREAD output, 2) FTEST output, 3) OPUT output, 4) KMPR output, 5) exit statement, and 6) error message.

1) CREAD Output

a. "ENTER CREAD"
b. The symbols used for inputs in the circuit and listed along with the corresponding numeric designation in the program.

c. The number of logical gates in the circuit is printed.

d. The gate description cards are listed in the order of appearance in the input deck.

e. **If there is no feedback** in the circuit, then a line is printed for each logical gate in the circuit. Each line contains the items listed below in the order listed:

   i) Internal (Program) number of the gate
   ii) Number of inputs to the gate
   iii) Gate Symbol
   iv) A number corresponding to the logical function of the gate.
       NAND=1, NOR=2, AND=3, OR=4, NOT=5, EXCLUSIVE OR=6
   v) The internal numbers which correspond to the gate inputs with circuit inputs being denoted by negative integers.
   vi) The last item on each line is either 0 or -1. It is equal to -1 if the gate is a circuit output; otherwise, it is set equal to 0.

f. **If there is feedback** in the circuit, then the gates of the circuit are partitioned into strongly connected components and the contents of each strongly connected component are listed. In this case, the program will not return control to DALG but rather will exit.

2) **FTEST Output** - Since FTEST attempts to find a test for gate or input ALPHA stuck at BETA, there are two possibilities:

   a. The attempt to find a test fails in which case the output is:

   "TEST FOR ALPHA STUCK AT BETA DOES NOT EXIST"
b. A test is found in which case the output is:

i) The values of each input and logical gate output are listed for the failure free circuit under the heading:
"TEST CUBE FOR FAILURE FREE GATE"

ii) The values of each input and logical gate output are listed for the circuit with the failure specified under the heading:
"TEST CUBE FOR ALPHA STUCK AT BETA"

iii) If the test cube cited in i) above will also detect any other failures on the LIST which have not been deleted by this or other preceeding tests, then the test cube of the failing circuit is also printed out under an appropriate heading.

Note: Since the output of FTEST depends upon the failures in the LIST which have not been deleted, it (the output) is dependent to some extent upon previous input.

3) **OPUT Output** - Since OPUT scans the LIST for failures to be detected and requests that FTEST attempt to find a test for such failures, then the output of OPUT will be a sequence of FTEST outputs.

4) **KMPR Output** - is as follows:

a. "THE FOLLOWING ITEST BOOLEAN CUBES ARE TO BE USED AS TEST PATTERNS FOR SCREENING FAULTS" (where ITEST is the number of test patterns).

b. For each of the ITEST test patterns, there is printed:

i) "TEST PATTERN NO. "j" ---HEADING---"

ii) Boolean cube of test pattern

c. If BETA is zero, then for each faulty circuit, the following is printed:

i) "CIRCUIT WITH FAULTS SPECIFIED BELOW"
ii) Specification of which gates and/or inputs are stuck and the values at which they are stuck.

iii) For each test pattern, one of the following is printed:

- \( \alpha \) "TEST PATTERN "j" WILL NOT DETECT THE FAULTS AS GIVEN"

- \( \beta \) "TEST PATTERN "j" WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW."

The Boolean cube of the faulty circuit is then listed.

d. If BETA is positive, then

i) If N1 (see KMPR input) is positive, the following message is printed:

"PSUEDO-RANDOM NUMBER GENERATOR INITIALIZED AND CALLED "N1" TIMES."

If N1 is not positive, then this message is deleted and the status of the pseudo random number generator is unchanged.

ii) "THE DATA GIVEN BELOW CONSISTS OF "N" CIRCUITS EACH OF WHICH HAS "BETA" PSEUDO-RANDOMLY GENERATED FAULTS EACH IS TO BE SCREENED BY "ITEST" TEST PATTERNS" (where N and BETA are defined in the section on the input to KMPR).

iii) For each faulty circuit, the following is printed:

"PSEUDO-RANDOM FAULTS ARE" followed by a listing of the pseudo-random faults.

The output described in c. iii) is repeated.

5) The exit statement is always "프로그램MED EXIT, ALPHA = A"
where A = the two alphanumeric characters in cols. 9-10 of the DALG control card which caused the exit.
### Error Message

<table>
<thead>
<tr>
<th>TYPE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Error on card describing circuit inputs (first card read by CREAD)</td>
</tr>
<tr>
<td>2</td>
<td>Too many cards describing gates</td>
</tr>
<tr>
<td>3</td>
<td>Improper functional description symbol on a gate description card (must be one of the following: 1) NA, 2) NO, 3) Ab, 4) OR, 5) Nb, 6) EO (b=blank);</td>
</tr>
<tr>
<td>4</td>
<td>Improper symbol for an input to a gate on a gate description card</td>
</tr>
<tr>
<td>5</td>
<td>More than 20 inputs on a gate description card</td>
</tr>
<tr>
<td>6</td>
<td>Not used</td>
</tr>
<tr>
<td>7</td>
<td>No inputs to a gate</td>
</tr>
<tr>
<td>8</td>
<td>Symbol not a gate output</td>
</tr>
<tr>
<td>9</td>
<td>Error in Consistency Phase</td>
</tr>
<tr>
<td>10</td>
<td>Error in FASTRAN records</td>
</tr>
<tr>
<td>11-12</td>
<td>Error in program logic</td>
</tr>
<tr>
<td>13</td>
<td>Machine error</td>
</tr>
<tr>
<td>14</td>
<td>Test cube is not a test for specified fault</td>
</tr>
<tr>
<td>15</td>
<td>No test pattern cards in KMPR input</td>
</tr>
<tr>
<td>16</td>
<td>Error in gate on input symbol specifying a fault</td>
</tr>
<tr>
<td>17</td>
<td>Option card in error</td>
</tr>
<tr>
<td>18</td>
<td>Not used</td>
</tr>
<tr>
<td>19</td>
<td>Not used</td>
</tr>
<tr>
<td>20</td>
<td>Error in program logic</td>
</tr>
</tbody>
</table>
REFERENCES

1) Roth, J. P., Bouricius, W. G., and Schneider, P. R.


2) Chang, H. Y., Manning, E., and Metze, G.

"Fault Diagnosis of Digital Systems," 1970
Wiley - Interscience
SAMPLE PROBLEM

We have drawn below two circuits for which test cubes will be developed by DALG

Circuit #1

Inputs: I₁, I₂, I₃
Outputs: G₆, G₇

Find test for I₁ stuck at 1 and test for G₄ stuck at 1.
Check the resulting test pattern as screening tests for the following fault conditions:
1. I₁ stuck at 1 and G₅ stuck at 0
2. G₆ and G₇ both stuck at 1
3. 5 circuits each with 3 pseudo random faults
SAMPLE PROBLEM

Circuit #2

Inputs: 11, 12, 13, 14
Outputs: H1, H2, G8

Find tests for each input or logical gate stuck at 0 or stuck at 1.

Consider the test patterns
1. All inputs are 0
2. All inputs are 1

Will these test patterns detect G6 and G5 stuck at 0?
The sample data sheets attached show the format of the input necessary to obtain the desired tests. The attached printed output shows that for the first circuit, the test for I1 stuck at 1 is also a test for:

1) I5 stuck at -1
2) G1 stuck at -0
3) G4 stuck at -0
4) G6 stuck at -0
5) G7 stuck at -0

It should be noted that the additional tests which result from inputs to FTEST will not be produced again. That is, since a test for 15 stuck at 1 has already been produced, then this fault condition has been deleted from the LIST and no further attempts will be made to find tests for it unless specifically requested by a DALG control card.

If an additional line is added to the first circuit so that the output of gate G6 is now an input to gate G1 then this circuit now has feedback and if an attempt to find tests for faults is made, the result will be testing the strong components of the circuit. This output is also shown.
## Data Sheet for Sample Problems

<table>
<thead>
<tr>
<th></th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
<th>16</th>
<th>17</th>
<th>18</th>
<th>19</th>
<th>20</th>
<th>21</th>
<th>22</th>
<th>23</th>
<th>24</th>
<th>25</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>3</td>
<td>I</td>
<td>4</td>
<td>I</td>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>G</td>
<td>1</td>
<td>N</td>
<td>A</td>
<td>I</td>
<td></td>
<td>I</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>G</td>
<td>2</td>
<td>N</td>
<td>A</td>
<td>I</td>
<td></td>
<td>I</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>G</td>
<td>3</td>
<td>N</td>
<td>A</td>
<td>I</td>
<td></td>
<td>3</td>
<td>I</td>
<td>4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>G</td>
<td>4</td>
<td>N</td>
<td>A</td>
<td>I</td>
<td></td>
<td>4</td>
<td>I</td>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>G</td>
<td>5</td>
<td>Ø</td>
<td>R</td>
<td>G</td>
<td></td>
<td>2</td>
<td>G</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>G</td>
<td>6</td>
<td>Ø</td>
<td>R</td>
<td>G</td>
<td></td>
<td>1</td>
<td>G</td>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>G</td>
<td>7</td>
<td>Ø</td>
<td>R</td>
<td>G</td>
<td></td>
<td>5</td>
<td>G</td>
<td>4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>G</td>
<td>6</td>
<td>G</td>
<td>1</td>
<td>5</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
<td></td>
<td>4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td></td>
<td></td>
<td>5</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

JPL Technical Memorandum 33-516
Data Sheet for Sample Problems

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10| 11| 12| 13| 14| 15| 16| 17| 18| 19| 20| 21| 22| 23| 24| 25|
|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| I | I | I | 2 | I | 3 | I | 4 |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| G | 5 | E | O | I | 1 | I | 3 |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| G | 6 | O | R | I | 2 | I | 3 |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| G | 7 | N | A | I | 4 | I | 2 |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| G | 8 | O | R | G | 5 | I | 2 |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| G | 9 | N | A | I | 1 | G | 6 |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| H | 1 | N | A | I | 4 | G | 7 |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| H | 0 | E | O | I | 4 | G | 6 |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| H | 2 | A |   | H | 1 | H | 0 | G | 9 | G | 8 |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| H | 1 | H | 2 | G | 8 |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| A | L | L | I | N | P | U | T | S | A | R | E | Z | E | R | Ó |   |   |   |   |   |   |   |   |   |   |   |
| I | 1 | 0 | I | 2 | 0 | I | 3 | 0 | I | 4 | 0 |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| A | L | L | I | N | P | U | T | S | A | R | Ó | N | E |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| I | 4 | 1 | I | 3 | 1 | I | 2 | 1 | I | 1 | 1 |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|   | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10| 11| 12| 13| 14| 15| 16| 17| 18| 19| 20| 21| 22| 23| 24| 25|
Data Sheet for Sample Problems

\[
\begin{array}{cccccccccccccccccccc}
\hline
G & 6 & 0 & G & 5 & 0 \\
0 & 3
\end{array}
\]
ENTER CREAD
THERE ARE 5 INPUTS WHOSE NUMBERS AND SYMBOLS ARE LISTED BELOW

\[
\begin{array}{cccc}
1 & 2 & 3 & 4 \\
11 & 12 & 13 & 14 & 15 \\
\text{NOTES} = 7 \\
G1 = & 11 & 12 \\
G2 = & 12 & 13 \\
G3 = & 13 & 14 \\
G4 = & 14 & 15 \\
G5 = & 15 & 16 \\
G6 = & 16 & 17 \\
G7 = & 17 & 18 \\
\end{array}
\]

\[
\begin{array}{cccc}
1 & 2 & 3 & 4 \\
11 & 12 & 13 & 14 & 15 \\
\end{array}
\]

TEST CUBE FOR FAILUE FREE GATE

\[
\begin{array}{cccc}
I1 & 0 & I2 & 1 \\
G1 = & 1 & G2 = 0 & G3 = 0 \\
G4 = & 1 & G5 = 1 & G6 = 1 & G7 = 1 \\
\end{array}
\]

TEST CUBE FOR I1 STUCK AT 1

\[
\begin{array}{cccc}
I1 = 1 & I2 = 1 & I3 = 1 & I4 = 1 & I5 = 0 \\
G1 = 1 & G2 = 0 & G3 = 0 & G4 = 1 & G5 = 0 & G6 = 1 & G7 = 1 \\
\end{array}
\]

TEST CUBE FOR I5 STUCK AT 1

\[
\begin{array}{cccc}
I1 = 0 & I2 = 1 & I3 = 1 & I4 = 1 & I5 = 0 \\
G1 = 0 & G2 = 0 & G3 = 0 & G4 = 0 & G5 = 0 & G6 = 1 & G7 = 0 \\
\end{array}
\]

TEST CUBE FOR G1 STUCK AT G

\[
\begin{array}{cccc}
I1 = 0 & I2 = 1 & I3 = 1 & I4 = 1 & I5 = 0 \\
G1 = 0 & G2 = 0 & G3 = 0 & G4 = 0 & G5 = 0 & G6 = 0 & G7 = 1 \\
\end{array}
\]

TEST CUBE FOR G4 STUCK AT G

\[
\begin{array}{cccc}
I1 = 0 & I2 = 1 & I3 = 1 & I4 = 1 & I5 = 0 \\
G1 = 0 & G2 = 0 & G3 = 0 & G4 = 0 & G5 = 0 & G6 = 1 & G7 = 0 \\
\end{array}
\]

TEST CUBE FOR G6 STUCK AT G

\[
\begin{array}{cccc}
I1 = 0 & I2 = 1 & I3 = 1 & I4 = 1 & I5 = 0 \\
G1 = 0 & G2 = 0 & G3 = 0 & G4 = 0 & G5 = 0 & G6 = 0 & G7 = 1 \\
\end{array}
\]

TEST CUBE FOR G7 STUCK AT G

\[
\begin{array}{cccc}
I1 = 0 & I2 = 1 & I3 = 1 & I4 = 1 & I5 = 0 \\
G1 = 0 & G2 = 0 & G3 = 0 & G4 = 0 & G5 = 0 & G6 = 0 & G7 = 1 \\
\end{array}
\]

TEST CUBE FOR FAILUE FREE GATE

\[
\begin{array}{cccc}
I1 = 0 & I2 = 1 & I3 = 1 & I4 = 1 & I5 = 0 \\
G1 = 0 & G2 = 0 & G3 = 0 & G4 = 0 & G5 = 0 & G6 = 0 & G7 = 1 \\
\end{array}
\]

TEST CUBE FOR I1 STUCK AT 0

\[
\begin{array}{cccc}
I1 = 0 & I2 = 1 & I3 = 1 & I4 = 1 & I5 = 0 \\
G1 = 0 & G2 = 0 & G3 = 0 & G4 = 0 & G5 = 0 & G6 = 0 & G7 = 1 \\
\end{array}
\]

TEST CUBE FOR I2 STUCK AT 0

\[
\begin{array}{cccc}
I1 = 0 & I2 = 1 & I3 = 1 & I4 = 1 & I5 = 0 \\
G1 = 0 & G2 = 0 & G3 = 0 & G4 = 0 & G5 = 0 & G6 = 0 & G7 = 1 \\
\end{array}
\]

TEST CUBE FOR I3 STUCK AT 0
01 0 02 0 63 1 04 1 05 1 06 1 07 1
TEST CUBE FOR G4 STUCK AT 1
II 1 12 1 13 1 14 1 15 1 16 1
11 C 02 0 63 0 04 1 05 0 06 0 07 1
TEST CUBE FOR G3 STUCK AT C
II 1 12 1 13 1 14 0 15 0 16 0 07 1
TEST CUBE FOR FAILUE FREE RATE
II 0 12 1 13 1 14 1 15 1
11 0 02 0 03 0 04 0 05 0 06 0 07 0
TEST CUBE FOR G4 STUCK AT 1
II 0 12 1 13 1 14 1 15 1
11 1 02 0 63 0 04 1 05 0 06 1 07 1
THE FOLLOWING 7 BOOLEAN CUBES ARE TO BE USED AS TEST PATTERNS FOR SCREENING FAULTS

TEST PATTERN NO. 1 TEST FOR II STUCK AT 1
11 1 12 1 13 1 14 1 15 0
G1 0 G2 0 G3 0 G4 1 G5 0 G6 1 G7 1

TEST PATTERN NO. 2 TEST FOR II STUCK AT 1
11 1 12 1 13 1 14 1 15 0
G1 0 G2 0 G3 0 G4 1 G5 0 G6 1 G7 1

TEST PATTERN NO. 3 TEST FOR I5 STUCK AT 1
11 0 12 1 13 1 14 1 15 1
G1 1 G2 0 G3 0 G4 0 G5 0 G6 1 G7 0

TEST PATTERN NO. 4 TEST FOR I2 STUCK AT 1
11 1 12 0 13 1 14 1 15 0
G1 1 G2 1 G3 0 G4 1 G5 1 G6 1 G7 1

TEST PATTERN NO. 5 TEST FOR I3 STUCK AT 1
11 1 12 1 13 1 14 1 15 0
G1 0 G2 1 G3 1 G4 1 G5 1 G6 1 G7 1

TEST PATTERN NO. 6 TEST FOR I4 STUCK AT 1
11 1 12 1 13 1 14 1 15 0
G1 0 G2 0 G3 1 G4 1 G5 1 G6 1 G7 1

TEST PATTERN NO. 7 TEST FOR I6 STUCK AT 1
11 1 12 1 13 1 14 1 15 1
G1 1 G2 0 G3 0 G4 0 G5 0 G6 1 G7 0

CIRCUIT WITH FAULTS SPECIFIED BELOW
II I.A. 1, S.A. 1
TEST PATTERN 1 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
11 1 12 1 13 1 14 1 15 0
G1 0 G2 0 G3 0 G4 1 G5 0 G6 0 G7 1

TEST PATTERN 2 WILL NOT DETECT THE FAULTS AS GIVEN

TEST PATTERN 3 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
TEST PATTERN 4 WILL NOT DETECT THE FAULTS AS GIVEN

TEST PATTERN 5 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW

TEST PATTERN 6 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW

TEST PATTERN 7 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW

TEST PATTERN 1 WILL NOT DETECT THE FAULTS AS GIVEN

TEST PATTERN 2 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW

TEST PATTERN 3 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW

TEST PATTERN 4 WILL NOT DETECT THE FAULTS AS GIVEN

TEST PATTERN 5 WILL NOT DETECT THE FAULTS AS GIVEN

TEST PATTERN 6 WILL NOT DETECT THE FAULTS AS GIVEN

TEST PATTERN 7 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
THE FOLLOWING 7 BOOLEAN CUBES ARE TO BE USED AS TEST PATTERNS FOR SCREENING FAULTS:

TEST PATTERN NO. 1 TEST FOR II STUCK AT 1
II 0 12 1 13 1 14 1 IS 0
G1 1 G2 C 63 C 64 1 65 0 66 1 67 1

TEST PATTERN NO. 2 TEST FOR II STUCK AT 0
II 1 12 1 13 1 14 1 IS 0
G1 C G2 C 63 C 64 1 65 0 66 0 67 1

TEST PATTERN NO. 3 TEST FOR IS STUCK AT 0
II C II 1 13 1 14 1 IS 0
G1 1 G2 C 63 C 64 C 65 C 66 1 67 0

TEST PATTERN NO. 4 TEST FOR IS STUCK AT 1
II 1 13 1 13 1 14 1 IS 0
G1 1 G2 1 G3 C 64 1 65 1 66 1 67 1

TEST PATTERN NO. 5 TEST FOR IS STUCK AT 1
II 1 13 1 13 1 14 1 IS 0
G1 C G2 1 G3 1 64 1 65 1 66 1 67 1

TEST PATTERN NO. 6 TEST FOR IS STUCK AT 1
II 1 13 1 13 1 14 0 IS 0
G1 C G2 1 G3 1 64 1 65 1 66 1 67 1

TEST PATTERN NO. 7 TEST FOR IS STUCK AT 1
II C II 1 13 1 14 1 IS 0
G1 1 G2 1 G3 C 64 C 65 0 66 1 67 0
The data given below consists of 5 circuits each of which has 3 pseudo-randomly generated faults. Each is to be screened by 7 test patterns.

Pseudo random faults are:
12 S.A. 15 S.A. C 67 S.A. 10

Test pattern 1 will not detect the faults as given.

Test pattern 2 will not detect the faults as given.

Test pattern 3 will detect the faults as given. The boolean cube of the faulty circuit shown below:

II 1 12 1 13 1 14 1 15 0
01 1 02 0 03 0 04 1 05 0 06 1 07 1

Test pattern 4 will detect the faults as given. The boolean cube of the faulty circuit shown below:

II 1 12 1 13 1 14 1 15 0
01 0 02 0 03 0 04 1 05 0 06 0 07 1

Test pattern 5 will not detect the faults as given.

Test pattern 6 will not detect the faults as given.

Test pattern 7 will detect the faults as given. The boolean cube of the faulty circuit shown below:

II 0 12 1 13 1 14 1 15 0
01 1 02 0 03 0 04 1 05 0 06 1 07 1

Pseudo random faults are:
14 S.A. 15 S.A. C 67 S.A. 10

Test pattern 1 will not detect the faults as given.

Test pattern 2 will not detect the faults as given.

Test pattern 3 will detect the faults as given. The boolean cube of the faulty circuit shown below:

II 0 12 1 13 1 14 1 15 1
01 1 02 0 03 0 04 0 05 0 06 1 07 1

Test pattern 4 will not detect the faults as given.

Test pattern 5 will detect the faults as given. The boolean cube of the faulty circuit shown below:

II 1 16 1 13 1 14 1 15 0
G1 0 G2 1 G3 1 G4 1 G5 0 G6 0 G7 1

TEST PATTERN 6 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW:
11 1 12 1 13 1 14 1 15 0
G1 0 G2 0 G3 0 G4 1 G5 0 G6 0 G7 1

TEST PATTERN 7 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW:
11 0 12 1 13 1 14 1 15 1
G1 1 G2 0 G3 0 G4 0 G5 0 G6 1 G7 1

PSEUDO RANDOM FAULTS ARE:
G6 S.A. 1* 12 S.A. 0* 11 S.A. 0*

TEST PATTERN 8 WILL NOT DETECT THE FAULTS AS GIVEN.

TEST PATTERN 2 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW:
11 0 12 1 13 1 14 1 15 0
G1 1 G2 1 G3 0 G4 1 G5 1 G6 1 G7 1

TEST PATTERN 3 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW:
11 1 12 1 13 1 14 1 15 1
G1 1 G2 1 G3 0 G4 0 G5 1 G6 1 G7 1

TEST PATTERN 4 WILL NOT DETECT THE FAULTS AS GIVEN.

TEST PATTERN 5 WILL NOT DETECT THE FAULTS AS GIVEN.

TEST PATTERN 6 WILL NOT DETECT THE FAULTS AS GIVEN.

TEST PATTERN 7 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW:
11 0 12 0 13 1 14 1 15 1
G1 1 G2 1 G3 0 G4 0 G5 1 G6 1 G7 1

PSEUDO RANDOM FAULTS ARE:
G6 S.A. 1* 13 S.A. 0* G2 S.A. 1*

TEST PATTERN 8 WILL NOT DETECT THE FAULTS AS GIVEN.

TEST PATTERN 2 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW:
11 1 12 1 13 0 14 1 15 0
TEST PATTERN 3 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
1 0 1 0 13 1 1 1 0 1 1 1
G1 G2 G3 G4 G5 G6 G7

TEST PATTERN 4 WILL NOT DETECT THE FAULTS AS GIVEN
TEST PATTERN 5 WILL NOT DETECT THE FAULTS AS GIVEN
TEST PATTERN 6 WILL NOT DETECT THE FAULTS AS GIVEN

TEST PATTERN 7 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
1 0 1 0 13 1 1 1 0 1 1 1
G1 G2 G3 G4 G5 G6 G7

PSEUDO RANDOM FAULTS ARE
1 0 7 0 0 0 0 0 0 0 0 0

TEST PATTERN 1 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
1 0 1 0 13 1 1 1 0 1 1 1
G1 G2 G3 G4 G5 G6 G7

TEST PATTERN 2 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
1 0 1 0 13 1 1 1 0 1 1 1
G1 G2 G3 G4 G5 G6 G7

TEST PATTERN 3 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
1 0 1 0 13 1 1 1 0 1 1 1
G1 G2 G3 G4 G5 G6 G7

TEST PATTERN 4 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
1 0 1 0 13 1 1 1 0 1 1 1
G1 G2 G3 G4 G5 G6 G7

TEST PATTERN 5 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
1 0 1 0 13 1 1 1 0 1 1 1
G1 G2 G3 G4 G5 G6 G7
TEST PATTERN 6 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW

I1 1 I2 1 I3 1 I4 0 I5 0

G1 0 G2 0 G3 0 G4 1 G5 0 G6 0 G7 0

TEST PATTERN 7 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW

I1 1 I2 1 I3 1 I4 1 I5 1

G1 0 G2 0 G3 0 G4 0 G5 0 G6 0 G7 0

ENTER CREAD
THERE ARE 4 INPUTS! WHOSE NUMBERS AND SYMBOLS ARE LISTED BELOW

1 2 3 4
I1 I2 13 I4
N6TS = 8
G5 G6 I1 I3
G6 G8 I2 I3
G7 NA I4 I2
G8 OR G5 I2
G9 NA I1 I6
H1 NA I4 I7
H6 E0 I4 G5
H2 A H1 H0 65 G6
1 2 G3 4 -1 -3 0
2 2 G6 4 -2 -3 0
3 2 G7 1 -4 -2 0
4 2 G8 4 1 -2 -1
5 2 G9 1 -1 2 0
6 2 H1 1 -4 3 -1
7 2 H0 6 -4 2 0
8 4 H2 3 6 7 5 4 -1
TEST CUBE FOR FAILUE FREE GATE

I1 0 I2 0 I3 1 I4 1
G5 1 G6 1 G7 1 G8 1 G9 1 H1 1 H0 1 H2 1
TEST CUBE FOR I1 STUCK AT 1
I1 1 I2 0 I3 1 I4 0
G5 0 G6 1 G7 1 G8 G9 G1 H0 1 H2 0
TEST CUBE FOR I3 STUCK AT G
I1 0 I2 G I3 0 I4 0
G5 G6 G7 1 G8 G9 G1 H0 1 H2 0
TEST CUBE FOR I4 STUCK AT 1
I1 0 I2 0 I3 1 I4 1
G5 1 G6 1 G7 1 G8 1 G9 1 H1 0 H0 G H2 0
TEST CUBE FOR G5 STUCK AT 0
I1 0 I2 G 13 1 I4 0
G5 G6 G7 1 G8 0 G9 1 H1 1 H0 1 H2 0
TEST CUBE FOR G6 STUCK AT 0
I1 0 I2 G 13 1 I4 0
G5 1 G6 G7 1 G8 1 G9 1 H1 1 H0 0 H2 0
TEST CUBE FOR G8 STUCK AT C
I1  0  I2  G  I3  1  I4  G
I5  1  G6  1  G7  1  G8  G  G9  1  H1  1  H0  1  H2  G
TEST CUBE FOR G9 STUCK AT 0
I1  G  I2  G  I3  1  I4  G
I5  1  G6  1  G7  1  G8  1  G9  1  H1  1  H0  1  H2  G
TEST CUBE FOR H1 STUCK AT 0
I1  G  I2  G  I3  1  I4  G
I5  1  G6  1  G7  1  G8  1  G9  1  H1  1  H0  1  H2  G
TEST CUBE FOR H0 STUCK AT 0
I1  G  I2  G  I3  1  I4  G
I5  1  G6  1  G7  1  G8  1  G9  1  H1  1  H0  1  H2  G
TEST CUBE FOR FAILURE FREE GATE

I1  1  I2  G  I3  1  I4  G
I5  0  G6  1  G7  1  G8  G  G9  1  H1  1  H0  1  H2  G
TEST CUBE FOR G5 STUCK AT 0
I1  1  I2  G  I3  1  I4  G
I5  0  G6  1  G7  1  G8  1  G9  1  H1  1  H0  1  H2  G
TEST CUBE FOR G8 STUCK AT 0
I1  1  I2  G  I3  1  I4  G
I5  0  G6  1  G7  1  G8  1  G9  1  H1  1  H0  1  H2  G
TEST CUBE FOR H2 STUCK AT 0
I1  1  I2  G  I3  1  I4  G
I5  0  G6  1  G7  1  G8  G  G9  1  H1  1  H0  1  H2  G
TEST CUBE FOR FAILURE FREE GATE

I1  C  I2  G  I3  1  I4  G
I5  0  G6  1  G7  1  G8  G  G9  1  H1  1  H0  1  H2  G
TEST CUBE FOR I3 STUCK AT 1
I1  G  I2  G  I3  1  I4  G
I5  1  G6  1  G7  1  G8  1  G9  1  H1  1  H0  1  H2  G
TEST CUBE FOR FAILURE FREE GATE

I1  0  I2  G  I3  1  I4  G
I5  1  G6  1  G7  1  G8  G  G9  1  H1  1  H0  1  H2  G
TEST CUBE FOR I4 STUCK AT 1
I1  C  I2  G  I3  1  I4  G
I5  0  G6  1  G7  1  G8  G  G9  1  H1  1  H0  1  H2  G
TEST CUBE FOR G7 STUCK AT 1
I1  G  I2  G  I3  1  I4  G
I5  1  G6  1  G7  1  G8  1  G9  1  H1  1  H0  1  H2  G
TEST CUBE FOR H1 STUCK AT 1
I1  0  I2  G  I3  1  I4  G
I5  1  G6  1  G7  1  G8  G  G9  1  H1  1  H0  1  H2  G
TEST CUBE FOR FAILURE FREE GATE

JPL Technical Memorandum 33-516
II 1 12 1 13 1 14 0
G5 1 G6 1 G7 1 G8 1 G9 1 H1 1 H0 1 H2 0
TEST CUBE FOR 12 STUCK AT 0
II 1 12 0 13 1 14 0
G5 0 G6 1 G7 1 G8 0 G9 0 H1 1 H0 1 H2 0
TEST CUBE FOR G9 STUCK AT 1
II 1 12 1 13 1 14 0
G5 0 G6 1 G7 1 G8 1 G9 1 H1 1 H0 1 H2 1
TEST FOR G6 STUCK AT 1 DOES NOT EXIST
TEST CUBE FOR FAILURE FREE GATE
II 1 12 1 13 1 14 0
G5 0 G6 1 G7 1 G8 1 G9 1 H1 1 H0 1 H2 0
TEST CUBE FOR G7 STUCK AT 1
II 1 12 1 13 0 14 1
G5 0 G6 1 G7 1 G8 1 G9 1 H1 0 H0 0 H2 0
TEST CUBE FOR H9 STUCK AT 1
II 1 12 1 13 0 14 1
G5 0 G6 1 G7 0 G8 1 G9 1 H1 1 H0 1 H2 1

JPL Technical Memorandum 33-516
THE FOLLOWING 2 BOOLEAN CUBES ARE TO BE USED AS TEST PATTERNS FOR SCREENING FAULTS

TEST PATTERN NO. 1 ALL INPUTS ARE ZERO
11 0 12 0 13 0 14 0
G5 0 G6 0 G7 1 G8 0 G9 1 H1 1 H0 0 H2 0

TEST PATTERN NO. 2 ALL INPUTS ARE ONE
11 1 12 1 13 1 14 1
G5 0 G6 1 G7 0 G8 1 G9 0 H1 1 H0 0 H2 0

CIRCUIT WITH FAULTS SPECIFIED BELOW
G6 S.A. 0+ 65 S.A. 0+
TEST PATTERN 1 WILL NOT DETECT THE FAULTS AS GIVEN

TEST PATTERN 2 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
11 1 12 1 13 1 14 1
G5 0 G6 0 G7 0 G8 1 G9 1 H1 1 H0 1 H2 1

JPL Technical Memorandum 33-516
Appendix

The attached logic diagram shows an integrated circuit multigate-array logic element which serves as either a four bit adder/subtractor (Mode 1) or an eleven pole double throw logic switch (Mode 2). This device is one of the CMMAs being manufactured to JPL's specifications. The table shown below gives the number of simple faults for each mode.

<table>
<thead>
<tr>
<th>Mode</th>
<th>No. of Inputs</th>
<th>No. of Logical Gates</th>
<th>No. of Simple Faults</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>22</td>
<td>64</td>
<td>172</td>
</tr>
<tr>
<td>2</td>
<td>24</td>
<td>44</td>
<td>136</td>
</tr>
</tbody>
</table>

A sequence of test patterns for this device were developed by DALG to detect simple faults and this sequence is denoted by Seq. dalg. Another sequence of test patterns were developed by a computer program written by others specifically for this logical device and this sequence is denoted by Seq. other.

This appendix briefly compares the two sequences of test patterns. The sequence of test patterns Seq. other were checked by DALG for 1) correctness of failure free output 2) ability to detect all possible simple faults and 3) ability to detect a sequence of 10 failures each with two failing gates or inputs. The sequence of test patterns Seq. dalg which were produced to detect all simple faults were also checked against the same set of multiple faults. The results are summarized in the tables below.

<table>
<thead>
<tr>
<th>Mode</th>
<th>Detect All Simple Faults</th>
<th>Detect Given Multiple Faults</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Seq. dalg</td>
<td>Seq. other</td>
</tr>
<tr>
<td>1</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>2</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>
The number of test patterns in Seq. dalg for Mode 1 and Mode 2 were 38 and 26 respectively. The sequence of test patterns Seq. other failed to detect one of the simple faults in Mode 1 and in addition one of the test patterns in Seq. other was found to be in error.

It is worth noting that the time required to prepare the input data to produce Seq. dalg was about 4 man hours and the cost of machine time was about $25.
4 bit ADDER/SUBTRACTOR
ACKNOWLEDGMENT

The information documented in this report was compiled by Eugene Friedman of the Quality Assurance and Reliability Division of the Jet Propulsion Laboratory.