NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Back to Results
CRRES microelectronic test chip orbital data. IIData from a MOSFET matrix on two JPL (CIT Jet Propulsion Laboratory) CRRES (Combined Release and Radiation Effects Satellite) chips, each behind different amounts of shielding, are presented. Space damage factors are nearly identical to ground test values for pMOSFETs. The results from neighboring rows of MOSFETs show similar radiation degradation. The SRD (Space Radiation Dosimeter) is used to measure the total dose accumulated by the JPL chips. A parameter extraction algorithm that does not underestimate threshold voltage shifts is used. Temperature effects are removed from the MOSFET data.
Document ID
19930051061
Acquisition Source
Legacy CDMS
Document Type
Reprint (Version printed in journal)
External Source(s)
Authors
Soli, G. A.
(Jet Propulsion Lab., California Inst. of Tech. Pasadena, CA, United States)
Blaes, B. R.
(Jet Propulsion Lab., California Inst. of Tech. Pasadena, CA, United States)
Buehler, M. G.
(JPL Pasadena, CA, United States)
Ray, K.
(USAF, Phillips Lab. Hanscom AFB, MA, United States)
Lin, Y.-S.
(Silicon Systems, Inc. Tustin, CA, United States)
Date Acquired
August 16, 2013
Publication Date
December 1, 1992
Publication Information
Publication: IEEE Transactions on Nuclear Science
Volume: 39
Issue: 6, pt
ISSN: 0018-9499
Subject Category
Electronics And Electrical Engineering
Accession Number
93A35058
Distribution Limits
Public
Copyright
Other

Available Downloads

There are no available downloads for this record.
No Preview Available