NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Back to Results
Chopper-stabilized phase detectorPhase-detector circuit for binary-tracking loops and other binary-data acquisition systems minimizes effects of drift, gain imbalance, and voltage offset in detector circuitry. Input signal passes simultaneously through two channels where it is mixed with early and late codes that are alternately switched between channels. Code switching is synchronized with polarity switching of detector output of each channel so that each channel uses each detector for half time. Net result is that dc offset errors are canceled, and effect of gain imbalance is simply change in sensitivity.
Document ID
19780000163
Acquisition Source
Legacy CDMS
Document Type
Other - NASA Tech Brief
Authors
Hopkins, P. M.
(Lockheed Elec. Co.)
Date Acquired
August 9, 2013
Publication Date
October 1, 1978
Publication Information
Publication: NASA Tech Briefs
Volume: 3
Issue: 2
ISSN: 0145-319X
Subject Category
Electronic Systems
Report/Patent Number
MSC-16461
Accession Number
78B10163
Distribution Limits
Public
Copyright
Work of the US Gov. Public Use Permitted.

Available Downloads

There are no available downloads for this record.
No Preview Available