NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Back to Results
Peripheral processors for high-speed simulationThis paper describes some of the results of a study directed to the specification and procurement of a new cockpit simulator for an advanced class of helicopters. A part of the study was the definition of a challenging benchmark problem, and detailed analyses of it were made to assess the suitability of a variety of simulation techniques. The analyses showed that a particularly cost-effective approach to the attainment of adequate speed for this extremely demanding application is to employ a large minicomputer acting as host and controller for a special-purpose digital peripheral processor. Various realizations of such peripheral processors, all employing state-of-the-art electronic circuitry and a high degree of parallelism and pipelining, are available or under development. The types of peripheral processors array processors, simulation-oriented processors, and arrays of processing elements - are analyzed and compared. They are particularly promising approaches which should be suitable for high-speed simulations of all kinds, the cockpit simulator being a case in point.
Document ID
19780030154
Acquisition Source
Legacy CDMS
Document Type
Reprint (Version printed in journal)
Authors
Karplus, W. J.
(California, University Los Angeles, Calif., United States)
Date Acquired
August 9, 2013
Publication Date
November 1, 1977
Publication Information
Publication: Simulation
Volume: 29
Subject Category
Computer Operations And Hardware
Accession Number
78A14063
Funding Number(s)
CONTRACT_GRANT: NSF ENG-76-07811
CONTRACT_GRANT: NAS2-7806
Distribution Limits
Public
Copyright
Other

Available Downloads

There are no available downloads for this record.
No Preview Available