NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Back to Results
CCD MemoryCCD memory device yields over 6.4 x 10 to the eighth power levels of information on single chip. Charge-coupled device (CCD) demonstrated to operate as either read-only-memory (ROM) or photon-programmable memory with capacity of 640,000 bits, with each bit capable of being weighted to more than 1,000 discrete analog levels. Larger memory capacities now possible using proposed approach in conjunction with CCD's now being fabricated, which yield over 4 x 10 to the ninth power discrete levels of information on single chip.
Document ID
19870000262
Acquisition Source
Legacy CDMS
Document Type
Other - NASA Tech Brief
Authors
Janesick, James R.
(Caltech)
Elliot, Tom
(Caltech)
Norris, Dave
(Caltech)
Vescelus, Fred
(Caltech)
Date Acquired
August 13, 2013
Publication Date
June 1, 1987
Publication Information
Publication: NASA Tech Briefs
Volume: 11
Issue: 6
ISSN: 0145-319X
Subject Category
Electronic Components And Circuits
Report/Patent Number
NPO-16150
Accession Number
87B10262
Distribution Limits
Public
Copyright
Work of the US Gov. Public Use Permitted.

Available Downloads

There are no available downloads for this record.
No Preview Available