NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Back to Results
Blanket Gate Would Address Blocks Of MemoryCircuit-chip area used more efficiently. Proposed gate structure selectively allows and restricts access to blocks of memory in electronic neural-type network. By breaking memory into independent blocks, gate greatly simplifies problem of reading from and writing to memory. Since blocks not used simultaneously, share operational amplifiers that prompt and read information stored in memory cells. Fewer operational amplifiers needed, and chip area occupied reduced correspondingly. Cost per bit drops as result.
Document ID
19880000012
Acquisition Source
Legacy CDMS
Document Type
Other - NASA Tech Brief
Authors
Lambe, John
(Caltech)
Moopenn, Alexander
(Caltech)
Thakoor, Anilkumar P.
(Caltech)
Date Acquired
August 13, 2013
Publication Date
January 1, 1988
Publication Information
Publication: NASA Tech Briefs
Volume: 12
Issue: 1
ISSN: 0145-319X
Subject Category
Electronic Components And Circuits
Report/Patent Number
NPO-16682
Accession Number
88B10012
Distribution Limits
Public
Copyright
Work of the US Gov. Public Use Permitted.

Available Downloads

There are no available downloads for this record.
No Preview Available