NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Back to Results
Complementary heterojunction FET technology for space applicationA 32-bit serial integer multiplier was designed to investigate the yield and performance of complementary heterojunction FET (CHFET) technology. This is the largest reported CHFET logic circuit. The maximum operating frequency was 500 MHz. Very low power dissipation of 3 mW was obtained at 5 MHz operation. Single-event upset (SEU) characteristics of CHFET devices and latches were also measured and indicates the potential for SEU hard circuits for space and military applications.
Document ID
19940016621
Acquisition Source
Legacy CDMS
Document Type
Conference Paper
Authors
Larue, George
(Boeing Defense and Space Group Seattle, WA, United States)
Date Acquired
September 6, 2013
Publication Date
January 1, 1993
Publication Information
Publication: New Mexico Univ., The Fifth NASA Symposium on VLSI Design
Subject Category
Electronics And Electrical Engineering
Accession Number
94N21094
Distribution Limits
Public
Copyright
Work of the US Gov. Public Use Permitted.

Available Downloads

There are no available downloads for this record.
No Preview Available