NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Back to Results
Compilation Techniques for Core Plus FPGA SystemsThe overall system architecture targeted in this study is a core-plus-fpga design, which is composed of a core VLIW DSP with on-chip memory and a set of special-purpose functional units implemented using FPGAs. A figure is given which shows the overall organization of the core-plus-fpga system. It is important to note that this architecture is relatively simple in concept and can be built from off-the-shelf commercial components, such as one of the Texas Instruments 320C6x family of DSPs for the core processor.
Document ID
20020008211
Acquisition Source
Headquarters
Document Type
Other
Authors
Conte, Tom
(North Carolina State Univ. Raleigh, NC United States)
Date Acquired
August 20, 2013
Publication Date
January 1, 2001
Subject Category
Computer Operations And Hardware
Funding Number(s)
CONTRACT_GRANT: NAG5-7942
Distribution Limits
Public
Copyright
Work of the US Gov. Public Use Permitted.
Document Inquiry

Available Downloads

There are no available downloads for this record.
No Preview Available