NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Back to Results
Wide Bandwidth Phase-Locked Loop CircuitA PLL circuit uses a multiple frequency range PLL in order 10 phase lock input signals having a wide range of frequencies. The PLL includes a VCO capable of operating in multiple different frequency ranges and a divider bank independently configurable to divide the output of the VCO. A frequency detector detects a frequency of the input signal and a frequency selector selects an appropriate frequency range for the PLL. The frequency selector automatically switches the PLL to a different frequency range as needed in response to a change in the input signal frequency. Frequency range hysteresis is implemented to avoid operating he PLL near a frequency range boundary.
Document ID
20050237938
Acquisition Source
Johnson Space Center
Document Type
Other - Patent
External Source(s)
MSC-22875-1
Authors
Robert David Koudelka
(Johnson Space Center Houston, United States)
Date Acquired
August 23, 2013
Publication Date
February 22, 2005
Subject Category
Electronics And Electrical Engineering
Distribution Limits
Public
Copyright
Work of the US Gov. Public Use Permitted.
Patent
US-Patent-6,859,509
Patent Application
US-Patent-Appl-SN-500607
No Preview Available