NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Collections About News Help Login
Back to Results
Operation of FPGAs at Extremely Low TemperaturesThis paper describes the operation of FPGAs at very low temperatures eg -160(deg)C. Both Actel and Xilinx parts are tested It was found that low temperature operations is not a problem with the parts tested, but there is a problem with powering on an FPGA at cold temperatures.
Document ID
20070035997
Acquisition Source
Jet Propulsion Laboratory
Document Type
Preprint (Draft being sent to journal)
External Source(s)
hdl:2014/40528
Authors
Burke, Gary R. (Jet Propulsion Lab., California Inst. of Tech. Pasadena, CA, United States)
Cozy, Scott (Jet Propulsion Lab., California Inst. of Tech. Pasadena, CA, United States)
Lacayo, Veronica (Jet Propulsion Lab., California Inst. of Tech. Pasadena, CA, United States)
Bakhshi, Alireza (Jet Propulsion Lab., California Inst. of Tech. Pasadena, CA, United States)
Stern, Ryan (Jet Propulsion Lab., California Inst. of Tech. Pasadena, CA, United States)
Mojarradi, Mohammad (Jet Propulsion Lab., California Inst. of Tech. Pasadena, CA, United States)
Johnson, Travis (Jet Propulsion Lab., California Inst. of Tech. Pasadena, CA, United States)
Kolawa, Elizabeth (Jet Propulsion Lab., California Inst. of Tech. Pasadena, CA, United States)
Bolotin, Gary (Jet Propulsion Lab., California Inst. of Tech. Pasadena, CA, United States)
Gregoire, Tim (Jet Propulsion Lab., California Inst. of Tech. Pasadena, CA, United States)
Ramesham, Rajeshuni (Jet Propulsion Lab., California Inst. of Tech. Pasadena, CA, United States)
Date Acquired
August 24, 2013
Publication Date
September 8, 2004
Subject Category
Electronics And Electrical Engineering
Report/Patent Number
B159-MAPLD/2004
Meeting Information
Meeting: 7th Military and Aerospace Programmable Logic Device (MAPLD) International Conference
Location: Washington, DC
Country: United States
Start Date: September 8, 2004
Distribution Limits
Public
Copyright
Other
Keywords
Field-Programmable Gate Array (FPGA)
low temperatures

Available Downloads

There are no available downloads for this record.

Related Records

There are no records associated with this record.
No Preview Available