

OCTOBER 4, 1963


# PULSE HEIGHT ANALYZER <br> AND COMMUTATING CIRCUITS FOR <br> <br> IMP E vs dE/dx NUCLEAR ABUNDANCE 

 <br> <br> IMP E vs dE/dx NUCLEAR ABUNDANCE}

## EXPERIMENT

S. Paull
C. Cancro
P. Janniche
N. Garrahan

October 4, 1963

# PULSE HEIGHT ANALYZER AND COMMUTATING CIRCUITS FOR IMP E vs dE/dx NUCLEAR ABUNDANCE EXPERIMENT 

## INTRODUCTION

## PULSE HEIGHT ANALYZER

General Operation<br>Coincidence-anticoincidence Action<br>Analog to Digital Conversion<br>Input Disabling

## CIRCUIT DESIGN

Preamplifier and Shaper Section
Linear Gate Section
Analog to Digital Converter Section
Busy Bistable and 500 KC Oscillator
Coincidence Amplifier and Threshold Detector Section Coincidence Logic Section

ELECTRONICS PACKAGING AND INTERCONNECTIONS

Electronics Card S-74/EEl
Electronics Card S-74/EE2
Interconnecting Cabling
APPENDIX I. Welded Modules

## LIST OF ILLUSTRATIONS

Drawing No.

| 631.4-62-109 | Signal Conditioning Electronics for the IMP Nuclear Abundance Experiment |
| :---: | :---: |
| 631.4-62-84 | IMP Nuclear Abundance Experiment Pulse Height Analyzer Functional Block Diagram |
| 631.4-62-101 | Preamplifier Section, Channels A, B, and C |
| 631.4-62-103 | Linear Gate Section, Channels A and B |
| 631.4-62-104 | Analog-to-Digital Converter Section, Channels A and $B$ |
| 631.4-63-35 | Analog-to-Digital Converter Operation |
| 631.4-62-105 | Busy Bistable and 500 KC Clock |
| 631.4-62-102 | Coincidence Amplifiers and Threshold Detector; Channels A, B, and C |
| 631.4-62-106 | Coincidence Circuit Logic, E vs dE/dx Experiment, IMP |
| GD-S-74-1008-263 | IMP E vs dE/dx (Nuclear Abundance Experiment) Electronics Card S-74/EEl Schematic Diagram: <br> Sheet l. EEl Interconnections <br> Sheet 2. Module Schematics <br> Sheet 3. Decoupling Module Schematics |
| GD-S74-1008-266 | IMP E vs dE/dx (Nuclear Abundance Experiment) Electronics Card S-74/EE2 Schematic Diagram: <br> Sheet 1. EE2 Interconnections <br> Sheet 2. Module Schematics |
| GD-S74-1008-107 | IMP E vs dE/dx (Nuclear Abundance Experiment) Interconnection Wiring Diagram |

PULSE HEIGHT ANALYZER
AND COMMUTATING CIRCUITS FOR IMP E vs dE/dx NUCLEAR ABUNDANCE EXPERIMENT

## INTRODUCTION

The E vs dE/dx experiment for the IMP spacecraft (S-74) is comprised of four cards containing instrumentation and electronics as shown in drawing 631.4-62-109. A cosmic ray scintillation telescope on card S-74/EE3 furnishes analog information on three output channels. Pulse height analyzer and coincidence logic circuits on the two electronics cards S-74/EE1 and S-74/EE2 change the analog information from two of the telescope output channels to digital form according to certain coincidence logic. A Geiger counter cosmic ray telescope on card S-74/EGl furnishes digital information on three output channels to commutating circuits on electronics card S-74/EE2. Outputs from the pulse height analyzer and commutating circuits are fed in digital form from electronics card S-74/EE2 to the IMP spacecraft telemetry system.

This report describes the two parameter pulse height analyzer, the coincidence logic circuits and the commutating circuits located on the electronics cards S-74/EEl and S-74/EE2.

PULSE HEIGHT ANALYZER

## General Operation

The pulse height analyzer and coincidence logic circuitry is shown in a functional block diagram in drawing No. 631.4-62-84. Outputs from three photomultiplier tubes in the scintillation telescope are fed to circuits on card S-74/EEl identified as channel A, Channel B, and channel C. These signals are positive-going pulses with 1 to 2 microseconds rise time and a fall time to $1 / 2$ peak amplitude of approximately 7 microseconds. The channel A and channel B circuits on card S-74/ EEl are identical pulse height analyzers with a linear range of 1 to 256. The channel C circuits on card S-74/EEl include amplifiers to feed a channel $C$ signal to the logic circuits on card S-74/EE2.

The amplitude of an input pulse on channel $A$ is a measure of the linear rate of energy loss, $\frac{d E}{d x}$, for a cosmic ray particle passing
through a thin CsI crystal in the cosmic ray telescope. The amplitude of an input pulse on channel $B$ is a measure of the total energy, $E$, of a particle whenever it is stopped by a thick CsI crystal, also in the cosmic ray telescope. Coincidence of a channel A and channel B signal indicates that the same particle has given rise to both signals. An input on channel $C$ arises from a particle striking a plastic crystal behind the channel $B$ crystal. Coincidence of a $C$ input with the $A$ and $B$ inputs indicates that the particle has passed through the B crystal and that the $B$ signal is not a true measure of the total energy $E$. The pulse height analyzer circuits furnish a digital output count proportional to input pulse amplitude on each of the two energy channels (A and B) when and only when these inputs are coincident and no simultaneous input is present on the third channel C. This function is performed through the following operations:
(1) Coincidence-anticoincidence action
(2) Analog to Digital Conversion
(3) Input Disabling

Coincidence-anticoincidence action. Blocking oscillator and gating circuits located on S-74/EE2 furnish gating pulses whenever coincident inputs are received on channels $A$ and $B$ but not $C$. Linear gates in the channel A and channel B pulse height analyzers are normally blocked and become unblocked when gating pulses are furnished from the coincidence-anti-coincidence circuits.

Analog to Digital Conversion. Channel $A$ and channel $B$ signals which are coincident pass through their respective linear gates into an amplitude-to-time converter in each channel. A gate pulse is generated in channel A with a duration proportional to the A input signal amplitude. A similar gate pulse is generated in channel $B$ with a duration proportional to the $B$ input signal amplitude. Each gate pulse passes a burst of 500 kc oscillator pulses to the pulse height analyzer output. The resulting count of oscillator cycles in the output burst in each channel is proportional to the input signal amplitude in that channel.

Input Disabling. The pulse height analyzer is rendered insensitive to input signals whenever a coincident signal pair is being processed in order to prevent garbling of the analog-to-digital conversion, and also whenever the spacecraft encoder scalers are being read out to the telemetry circuits. Input disabling is accomplished by the BUSY BISTABLE and associated triggering circuits. In its normally RESET
condition this bistable blocks the channel A and channel B output gates and activates the coincidence-anticoincidence circuits. In this state the pulse-height-analyzer is ready to receive inputs from the scintillation telescope.

The BUSY BISTABLE is SET by either of the following:
(a) The first 500 kc oscillator pulse which occurs after the start of a channel $A$ or channel $B$ amplitude-to-time converter gate, or
(b) A SET signal ( $\overline{\mathrm{B}}$ ) received from the telemetry encoder.

In the SET condition this bistable performs the following functions:
(a) It starts the channel $A$ and channel $B$ timing action in the amplitude-to-time converters,
(b) It unblocks the channel A and channel B output gates, thus passing a burst of 500 kc oscillator pulses to the $A$ and $B$ outputs, and
(c) It disables the coincidence-anticoincidence circuits, thus rendering the pulse-height-analyzer insensitive to additional inputs while a coincident pulse pair is being processed.

The busy bistable is RESET by the trailing edge of telemetry encoder sync signal (2) $F$ which occurs twice every telemetering sequence.

## CIRCUIT DESIGN

The circuits on cards S-74/EE1 and S-74/EE2 are constructed in the form of welded modules and connected together by welded interconnecting matrices. For convenience in circuit description the modules in the pulse-height analyzers are grouped into the following functional sections:
(1) Preamplifier and Shaper Section
(2) Linear Gate Section
(3) Analog-to-Digital Converter Section
(4) Busy Bistable and 500 kc Clock
(5) Coincidence Amplifier and Threshold Detector Section
(6) Coincidence Logic Section
(7) Eight Position Matrix and Scalers
(8) Sync Shapers

The preamplifier and shaper section (located on card S-74/EEl) consists of three welded circuit modules: One Amplifier type 1, one Shaper ( 2 microsecond), and one Amplifier type 2A. Input and output information and gain settings for channels $A, B$, and $C$ are given in Table 1.

## TABLE 1

| PREAMPLIFIER AND SHAPER SECTION GAIN SETTINGS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Channel | Minimum <br> Input <br> Sig. | Amp. <br> Type 1 <br> Gain | Shaper <br> Gain | Amp. <br> Type 2A <br> Gain | Overall <br> Gain | Preamp <br> Output |
| A | 2 mv | 5.0 | 0.45 | 4.5 | 10 | 20 mv |
| B | 10 mv | 1.0 | 0.45 | 2.0 | 2 | 20 mv |
| C | 5 mv | 2.0 | 0.45 | 4.0 | 4 | 20 mv |

The Amplifier type 1 is a two stage amplifier operating with positivegoing input and output signals. Overall gain is approximately $\frac{R_{1}+R_{2}}{R_{2}}$.
Maximum gain is 10 , and the shunting resistor across $R_{1}$ is used to adjust the gain to smaller values as needed.

The Shaper, 2 microsecond, is a two stage amplifier with delayed negative feedback. Positive-going input pulses with 2 microsecond rise time and greater than 7 mic roseconds fall time are shaped to give a very fast fall time. The beginning of the shaped fall time is determined by the delay line ( 2 microseconds), thus allowing pulses with rise times up to 2 microseconds to reach peak value before decaying. The shape of the output pulse decay is determined by adjusting a shunting resistor across $R_{3}$ and $R_{4}$. The shaper circuit furnishes negative-going output pulses.

The Amplifier type 2A operates on negative-going input signals and furnishes negative-going output signals. It is a two stage design similar to the type 1 amplifier except that the $n-p-n$ and $p-n-p$ transistors are interchanged and the d-c supply voltage polarities are reversed.

Lower circuit impedances have the effect of reducing phase shift from input to output.

Linear Gate Section (Drawing 631.4-62-103)
This section (located on card S-74/EEl) is divided into the following functional circuits:

Delay line, 3 microseconds
Compensating Amplifier, type 2A (first)
Linear Gate
Compensating Amplifier, type 2A, (second)
A signal from the preamplifier section is delayed 3 microseconds to allow time for the coincidence circuits to operate. The first compensating amplifier type 2A makes up for signal loss in the delay line. The negative-going output signal pulse from this amplifier is fed to the Ql emitter in the linear gate. Transistors Q1 and Q2 are normally OFF, and conduct only when a gating pulse from the coincidence logice circuits is present on the secondary winding of the pulse transformer Tl. Voltage drop from the $Q 1$ emitter to the Q 2 emitter is negligible compared to 10 mv . The parallel combination of diode, resistor, and capacitor in the transistor base circuits is necessary to minimize transients in the gated output due to the rise and fall of the gating pulse. The output compensating amplifier type 2 A serves as an impedance matching device between the linear gate output and the input to the A to D Section. The signal amplitude corresponding to a pulse-heightanalyzer output count of 1 at several reference points in the linear gate section is given as follows:

| Reference Point |  |
| :--- | :---: |
| Input to Linear Gate Section |  |
| Output of Delay Line |  |
| First Compensating Amplifier Output | 10 mv |
| Second Compensating Amplifier Output | 10 mv |
| Analog-to-Digital Converter Section (Drawing 631.4-62-104) |  |

This section consists of the following circuits:
Sweep circuit (located on S-74/EEl)

Operation is illustrated in the waveform drawing 631.4-63-35. A negative-going input signal from the linear gate section is amplified by Q1 and Q4 and charges the capacitors $C 1$ and $C 2$ to a negative value proportional to signal peak amplitude. This potential remains at this level as long as Q5 is non-conducting. Emitter followers Q3 and Q2 transfer the capacitor voltage to $Q 1$ emitter, thus the net drive on $Q 1$ is the difference between input signal amplitude and negative emitter voltage. The positive-going portion of the input signal causes Ql to conduct. This feeds a positive pulse through $Q 4$ to the shaper and initiates a positive shaper output signal. After a 4 microsecond delay to insure that the capacitors charge to the full negative signal peak, coincidence between shaper output and a clock pulse places the busy bistable (not shown on drawing 62-104) in the SET condition. The busy bistable SET signal $F$ causes $Q 5$ to conduct, and the combination of Q5 and the 6.2 volt zener diode ( T 1653 CO ) acting as a constant current source discharges $C 1$ and $C 2$ at a constant rate. This discharge begins at the leading edge of the busy bistable signal $F$ and ends when the capacitor voltage drops to its quiescent value. At this point $Q 1$ stops conducting and a negative-going signal from $Q 1$ through $Q 4$ terminates the positive shaper output signal.

The output gate is normally blocked, and becomes unblocked only during coincidence of the positive shaper output and the busy bistable $F$ signal. This coincidence endures as long as capacitors $C_{1}$ and $C_{2}$ are discharging, which depends on the voltage to which they are initially charged. Thus, the number of 500 kc oscillator pulses which pass through the output gate is proportional to the input signal amplitude. The circuit is designed to generate a 2 microsecond gate in response to a 10 millivolt signal applied to the sweep circuit input, and is linear for input signals up to 2.56 volts.

Output driver modules, one for channel A and one for channel B, are located on card S-74/EE2. These modules are dual emitter followers to provide two output terminals for channel A and two output terminals for channel B.

These circuits, common to channels $A$ and $B$, are shown on drawing 631.4-62-105. Busy bistable operation is summarized as follows:

| Condition | Trigger | Output F, terminal 2 |  | Output F, terminal 3 |
| :--- | :---: | :---: | :---: | :---: |
| SET | +on 1 | +6 volts |  | -3 volts |
| RESET | +on 4 | -3 volts |  | +6 volts |

The bistable is normally in the RESET condition to allow coincidence action to take place. It is placed in the SET condition by action of the "and-or" circuits upon coincidence of A shaper and clock or B shaper and clock.

The 500 kc clock is a crystal controlled oscillator with emitter follower output.

The busy bistable and 500 kc oscillator are both located on electronics card S-74/EE1.

Coincidence Amplifier and Threshold Detector Section
Each channel of the pulse-height-analyzer (channels A, B, and C) has a coincidence amplifier and threshold detector section (see drawing 631.4-62-84) to furnish signals to trigger the coincidence-anticoincidence blocking oscillators. Input to this section is obtained from the preamplifier and shaper section output.

Each coincidence amplifier and threshold detector section consists of the following welded circuit modules (see drawing 631.4-62-102).

Amplifier type 2A, input stage, gain of 10 (on card S-74/EE1)
Amplifier type 2A, driver stage, gain of 7 (on card S-74/EEl)
Threshold detector (on card S-74/EE2)
The threshold detector furnishes a positive 6 volt output pulse whenever a negative-going input pulse exceeds a threshold value determined by the "Threshold Level Adjust" resistor setting.

## Coincidence Logic Section

The coincidence logic section, located on electronics card S-74/ EE2, consists of six blocking oscillators and one delay line (l microsecond) connected as shown in the block diagram drawing 631.4-62-106. The characteristics of the output pulses from the different blocking oscillators depends on the operating voltage and the transformer used. The arrangement shown in drawing 631.4-62-106 is summarized as follows:

| Designation | Circuit | Transformer | Output Pulse |
| :---: | :---: | :---: | :---: |
| A | BO-1 | T1-0.75-12 | 3/4 microsecond |
| B | BO-1 | T1-0.75-12 | 3/4 microsecond |
| A - B | BO-1 | Tl-1- 12 | 1 microsecond |
| C | BO-2 | T2-2- 6 | 2 microseconds |
| A $\cdot \mathrm{B} \cdot \overline{\mathrm{C}}$ | BO-1 | Tl-2- 12 | 2 microseconds |
| $\mathrm{A} \cdot \mathrm{B} \cdot \overline{\mathrm{C}} \cdot \overline{\mathrm{F}}$ | BO-1 | Tl-1- 12 | 1 microsecond |

Blocking oscillator pulse transformers are wound on Alladin Bobbin and Sleeve ferrite coil forms:

Bobbin No. 110-1097
Sleeve No. 110-1098

Winding information is as follows:

| Transformer No. | Alladin No. | 1-2 | 3-4 | 5-6 | 7-8 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| T1-.75-12 | 01-600 | 11 | 33 | 11 | 11 |
| T1-1-12 | 01-601 | 13 | 39 | 13 | 13 |
| T1-2-12 | 01-602 | 25 | 75 | 25 | 25 |
| T1-4-6 | 01-616 | 28 | 84 | 28 | 28 |
| T2-2-6 | 01-604 | 40 | 120 |  |  |

The A and B blocking oscillators are triggered by signals from the $A$ and $B$ threshold detectors, respectively. Coincident $A$ and $B$ signals trigger the $A \cdot B$ blocking oscillator, and its output pulse is fed through 1.0 microsecond delay line to the $A \cdot B \cdot \bar{C}$ blocking oscillator. This blocking oscillator is disabled whenever the C blocking oscillator is
triggered. Thus, the $A \cdot B \cdot \bar{C}$ blocking oscillator fires whenever there is a signal on channel A coincident with one on channel $B$, but no signal on channel C .

The A•B• $\bar{C}$ signal triggers the $A \cdot B \cdot \bar{C} \cdot \bar{F}$ blocking oscillator only when the busy bistable is in the RESET condition. A " 5 " microsecond pulse output from this blocking oscillator is fed to the driving transformer in the linear gate section (see drawing 62-103) to unblock the linear gates in channels A and B .

## ELECTRONICS PACKAGING AND INTERCONNECTIONS

Electronics Card S-74/EEl
Electronics card S-74/EEl consists of 44 welded circuit modules mounted on six interconnecting sub-matrices which are themselves interconnected by means of a welded "mother matrix." An interconnection schematic of modules on this card is shown in drawing No. GD-S74-1008-263, "IMP E vs dE/dx (Nuclear Abundance Experiment) Electronic Card S-74/EEl, Schematic Diagram Sheet l. Schematics of the separate modules are shown on sheet 2 and sheet 3 of the same drawing. Distribution of welded circuit modules on the interconnecting submatrices and drawing numbers for the sub-matrix interconnection diagrams are given in Table 2.

Electronics Card S-74/EE1
Interconnecting Sub-Matrices

| Sub Matrix Number | Welded Circuit Modules on Sub Matrix <br> (See EEl Schematic for Module Identification) | Sub Matrix <br> Interconnection Diagram Code 672 Drawing No. |
| :---: | :---: | :---: |
| 1 | $\begin{array}{ll} A_{1}, & A_{2 a}, \\ A_{2 b}, & A_{3} \\ B_{1}, & B_{2 a}, \\ B_{2 b}, & B_{3} \end{array}$ <br> Power decoupler PD-1 | 01-114-1A7-D-02 |
| 2 | $C_{1}, C_{2 a}, C_{2 b}, C_{3}, C_{4}, C_{5}$ <br> Power decoupler PD-2 <br> Driver Transformer 01-616 | 01-114-2A7-C-02 |
| 3 | $\begin{aligned} & \mathrm{A}_{4 \mathrm{a}}, \mathrm{~A}_{4 \mathrm{~b}}, \mathrm{~A}_{5}, \mathrm{~A}_{6}, \mathrm{~A}_{8}, \mathrm{~A}_{9}, \\ & \mathrm{~A}_{10}, \mathrm{~A}_{11}, \mathrm{~A}_{12} \\ & \mathrm{~B}_{4 \mathrm{a}}, \mathrm{~B}_{4 \mathrm{~b}}, \mathrm{~B}_{5}, \mathrm{~B}_{6}, \mathrm{~B}_{8}, \mathrm{~B}_{9}, \\ & \mathrm{~B}_{10}, \mathrm{~B}_{11}, \mathrm{~B}_{12} \\ & .01 \mathrm{mfd} \text { Sweep Control } \\ & \text { Capacitor, Channel A, } \\ & \text { 0l mfd Sweep Control } \\ & \text { Capacitor, Channel B } \end{aligned}$ | 01-114-3A7-D-02 |
| 4 | $\begin{aligned} & \mathrm{A}_{14}, \mathrm{~A}_{15} \\ & \mathrm{~B}_{14}, \mathrm{~B}_{15} \end{aligned}$ <br> Power Decoupler PD-3 | 01-114-4A7-D-02 |
| 5 | $\begin{aligned} & \mathrm{E}_{5}, \mathrm{E}_{8} \\ & \mathrm{D}_{1}, \mathrm{D}_{2}, \mathrm{D}_{3} \end{aligned}$ <br> Power decoupler PD-4 | 01-114-5A7-C-02 |
| 6 | Mother Matrix | 0-114-6A7-D-02 |
| 7 | Power Decoupler PD-5 |  |
|  | Interconnection of Shielded Leads | $\begin{aligned} & \hline 01-114-7 A 7-D-02 \\ & 01-114-6 A 7 b-D-02 \end{aligned}$ |

## Electronics Card S-74/EE2

Electronics card S-74/EE2 has the power converter PS-8 and 29 other welded circuit modules mounted on three welded interconnecting sub-matrices. An interconnection schematic of modules on this card is shown in drawing No. GD-S74-1008-266, 'IMP E vs dE/dx (Nuclear Abundance Experiment) Electronics Card S-74/EE2 Schematic Diagram," sheet 1. Schematics of the separate modules are shown on sheet 2 of the same drawing. Distribution of welded circuit modules on the interconnecting sub-matrices and drawing numbers for sub-matrix interconnection diagrams are given in Table 3.

## TABLE 3

Electronics Card S-74/EE2
Interconnecting Sub-Matrices

| Sub Matrix Number | Welded Circuit Modules on Sub Matrix <br> (See EE2 Schematic for Module Identification) | Sub Matrix <br> Interconnection Diagram Code 672 Drawing No. |
| :---: | :---: | :---: |
| 1 | Power Converter PS-8 <br> Manufactured by Matrix Research and Development Corp. | Matrix Drawing D-1407 |
| 2 | Power Decoupler Module PD-7 <br> (Mounted on Mother-Matrix) | 01-103-1C1-A-02 |
| 3 | $\mathrm{A}_{13}, \mathrm{~B}_{13}$ | 01-104-2A4-D-02 |
| 4 | $\begin{aligned} & \mathrm{A}_{16}, \mathrm{~A}_{17}, \mathrm{~A}_{18}, \mathrm{E}_{1}, \mathrm{E}_{4} \\ & \mathrm{~B}_{16}, \mathrm{~B}_{17}, \mathrm{~B}_{18}, \mathrm{E}_{2}, \mathrm{E}_{5} \\ & \mathrm{C}_{6}, \mathrm{C}_{7}, \mathrm{C}_{8}, \mathrm{E}_{3}, \mathrm{E}_{8} \\ & \mathrm{D}_{4}, \mathrm{D}_{5}, \mathrm{D}_{6}, \mathrm{D}_{7}, \mathrm{D}_{8}, \mathrm{D}_{9} \end{aligned}$ <br> Power Decoupler PD-6 | 01-104-4A4-A-02 |
| 5 | $\mathrm{F}_{1}$ (Mounted on Mother Matrix) | $\begin{aligned} & 01-121-\mathrm{PL}-\mathrm{B}-02 \\ & 01-104-3 \mathrm{~A} 4-\mathrm{C}-02 \end{aligned}$ |
|  | Mother Matrix | 01-104-1A4-C-02 |

## Interconnecting Cabling

The instrumentation and electronics of the $E$ vs $d E / d x$ experiment are interconnected by a cable harness and Cannon connectors as shown in drawing No. GD-S74-1008-107 "IMP, E vs dE/dx (Nuclear Abundance Experiment) Interconnection wiring Diagram."

## APPENDIX I.

## WELDED MODULES

Table 4 gives the quantity of each different welded circuit module located on electronics card S-74/EE1 and the Code 631.4 drawing number for each module schematic. Table 5 gives the same information for welded modules located on electronics card S-74/EE2.

TABLE 4
Welded Circuit Modules
Located on S-74/EEI

| Welded Circuit Module | Quantity | Schematic <br> Code 63l.4 Drawing No. |
| :--- | :---: | :--- |
| Amplifier Type 1 | 3 | $62-45$ |
| Shaper, 2 Microsecond | 3 | $62-42$ |
| Amplifier, Type 2A | 13 | $62-6$ |
| Delay Line Coupler | 2 | $62-89$ |
| Delay Lines, Artronic 26S |  |  |
| 2 Microseconds | 3 |  |
| $\quad$ M Microseconds | 2 |  |
| Linear Gate | 2 | $63-1$ |
| New Gate Driver (Transformer) | 1 | $63-45$ |
| Sweep Circuit | 2 | $62-61$ |
| Sweep Control | 2 | $62-62$ |
| Shaper | 2 | $62-63$ |
| Output Gate | 2 | $62-64$ |
| Busy Bistable | 1 | $62-58$ |
| By Pass Module | 1 | $62-110$ |
| Trigger Delay | 1 | $62-59$ |
| 500 KC Oscillator | 1 | $62-60$ |
| Power Decoupler PD-1 | 1 | $63-44$ |
| Power Decoupler PD-2 | 1 | $63-44$ |
| Power Decoupler PD-3 | 1 | $63-44$ |
| Power Decoupler PD-4 | 1 | $63-44$ |
| Power Decoupler PD-5 | 1 | $63-44$ |

TABLE 5

Welded Circuit Modules

Located on S-74/EE2

| Welded Circuit Module | Quantity | Schematic <br> Code 631.4 Drawing No. |
| :---: | :---: | :---: |
| Threshold Detector | 3 | 62-7 |
| Emitter Follower | 3 | 62-109 |
| Blocking Oscillator BO-1 |  | 62-19 |
| With Transformer T1-.75-12 $(01-600)$ | 2 |  |
| $\begin{aligned} & \text { With Transformer Tl-1-12 } \\ & (01-601) \end{aligned}$ | 1 |  |
| With Transformer T1-2-12 (01-602) | 1 |  |
| $\begin{aligned} & \text { With Transformer Tl-5-6 } \\ & \text { (01-603) } \end{aligned}$ |  |  |
| Blocking Oscillator BO-2 |  | 62-20 |
| $\begin{aligned} & \text { With Transformer T2-2-6 } \\ & \text { (01-604) } \end{aligned}$ | 1 |  |
| Driver Type 1 | 2 | 62-77 |
| Driver Type 2 | 1 | 62-78 |
| Sync Shapers |  |  |
| Type 1 | 1 | 62-79 (12-28-62) |
| Type 1A | 1 | 62-79 (1-14-63) |
| Type 2 | 1 | 62-80 |
| Type 3 | 1 | 62-81 |
| Scaler, Single bit | 3 | 62-82 |
| Matrix 8 position | 1 | 62-83 |
| Delay Line, Artronic 26S, 1.0 Microsecond | 1 |  |
| Modular Decoupler MD-1 | 6 | 62-18 |
| Power Decoupler PD-1 | 1 | 63-44 |
| Power Decoupler PD-2 | 1 | 63-44 |



Signal Conditioning Electronics for the IMP E vs dE/dx Nuclear Abundance Experiment 631.4-62-109

AMPLIFIER TYPE 1 IN

SHAPER, $2 \mu \mathrm{~s}$


AMPLIFIER TYPE 2A


Preamplifier Section, Channels A, B, C 631.4-62-101



Linear Gate Section, Channels A and B
631.4-62-103


Analog to Digital Converter Section Channels A and B
631.4-62-104


Analog To Digital Converter Operation
631.4-63-35


Busy Bistable and 500 KC Clock
631.4-62-105


Coincidence Circuit Logic E vs dE/dx Experiment, IMP 631.4-62-105


Coincidence Amplifiers and Threshold Detector Channels A, B, and C 631.4-62-102







