X-711-69-43
PREPRINT

THE SDP-3—A COMPUTER DESIGNED FOR DATA SYSTEMS OF SMALL SCIENTIFIC SPACECRAFT

RODGER A. CLIFF

GSFC
GODDARD SPACE FLIGHT CENTER
GREENBELT, MARYLAND

X-711-69-43
Preprint

THE SDP-3 — A COMPUTER DESIGNED FOR DATA SYSTEMS OF SMALL SCIENTIFIC SPACECRAFT

Rodger A. Cliff

February 1969

GODDARD SPACE FLIGHT CENTER
Greenbelt, Maryland

THE SDP-3 — A COMPUTER DESIGNED FOR DATA SYSTEMS OF SMALL SCIENTIFIC SPACECRAFT

Rodger A. Cliff
Flight Data Systems Branch
Spacecraft Technology Division

ABSTRACT

The SDP-3 is a general-purpose stored-program computer which has been designed for use as the core of the data system of a small scientific spacecraft. It is a serial, two's-complement, 16-bit-word machine. It has one level of indirect addressing and one hardware index register. To facilitate time-sharing operation there is a 16-level priority interrupt system and a real time clock. The 4K memory is divided into 16 pages of 256 words each. There is a user and a monitor mode. Interpage access is prohibited in user mode.

THE SDP-3 — A COMPUTER DESIGNED FOR DATA SYSTEMS OF SMALL SCIENTIFIC SPACECRAFT

INTRODUCTION

During the past decade general-purpose stored-program computers have become an integral part of most forms of scientific and technological endeavor. The omnipresence of computers results from their flexibility; the same machine may be used for many different applications by employing different programs. When a data handling or control system is needed it is usually cheaper and faster to use a mass-produced computer with a special program than to build a special-purpose system from scratch.

One of the most severe constraints on a small scientific spacecraft is overall weight. This occurs because launch vehicle costs increase with increasing payload. Unfortunately, the power system components, particularly batteries and solar panels are heavy. Therefore the weight constraint leads to a power constraint. As a result, the power available to the telemetry system is limited. This, in turn, limits the transmitted data rate no matter how efficient a code is used.

It is important to obtain as much data as possible from spacecraft because of their high cost. The data rate could be increased by using high gain antennas on the spacecraft, but this is difficult because of weight restrictions, aiming problems, etc. Another approach is to increase the worth of each transmitted data bit, rather than increasing the actual data bit rate. In other words, we shall achieve a worthwhile purpose if we can build some sort of processor which removes redundancy from the data, and which in so doing uses less power than would have been required to transmit the redundant data.

For a number of years now it has been customary to use special-purpose hard-wired data processor for the purpose of redundancy removal on board small scientific spacecraft. The problem is that the development of these special-purpose processors is expensive and time-consuming. If a stored-program computer were made an integral part of the spacecraft data system, then most special-purpose processors could be replaced by programs in the computer. Then, at the expense of some standardization, the difference between the data systems on many different spacecraft becomes chiefly a difference in computer programs.

There are a number of advantages to using a computer in a spacecraft data system. It becomes feasible, for instance, to have checked-out spacecraft on the shelf -- ready to have scientific experiments and programs inserted.

This can significantly decrease the lead time from experiment concept to launch. If an experiment fails before launch, it can be replaced with a backup experiment. If the computer is also used to control the operation of the experiments, then in many cases it can prevent the generation of redundant data. This is more efficient than having to remove the redundant data from the data stream after is is generated. In addition, the memory of the computer can be used for buffering data before transmission. The format of the transmitted data can even be varied to suit conditions — either by inserting new programs or by using a self-adaptive program.

This paper describes a new computer, the SDP-3, which has been designed for use as the core of the on-board data system of the proposed Advanced IMP spacecraft. In this application all data are collected and transmitted under computer control. First, however, we will fly the computer off-line on the IMP-I (eye) spacecraft (probably in mid-1970) as an engineering experiment. In this way we will verify the reliability of the system and gain experience with the operational aspects of using an on-board computer without compromising the success of a mission.

DESIGN GROUND RULES

The SDP-3 computer was designed to perform a number of functions in the Advanced IMP spacecraft. The first of these is programming of the scientific experiments. This includes sequencing operations in the experiment, controlling experiment modes, selecting sensor ranges, and calibration of the experiments.

The second function to be performed is data acquisition. In some cases, for instance randomly occurring cosmic ray events, this will be upon experiment request. Other measurements, such as magnetic field amplitude, are usually taken at uniformly spaced time intervals. IMP spacecraft are spin-stabilized; therefore data from directional sensors, for example plasma detectors, is most meaningful when sampled at uniform increments of spacecraft rotation.

Data compression includes — among other techniques — statistical analyses, interpolation, prediction, spectral analyses, etc. An adaptive format will be used to permit transmission of the most important data out of the total supply of data available. In conjunction with the adaptive format, a buffering function allows less important data to be held until there is time to transmit it during period of low activity on the high-priority channels.

The computer must operate autonomously without intervention. It must, however, be possible to load portions of programs or entire programs from the ground in case the telemetered data shows that a different type of experiment programming or data processing would be advantageous.

Naturally, the computer must use as little hardware and as little power as possible. It must also be rugged and reliable.

GENERAL DESCRIPTION OF THE SDP-3

The organization of the SDP-3 computer reflects the above mentioned requirements. It is a 16-bit, serial, single-word-instruction, single-address machine. It has 16 levels of priority interrupt and two modes — user and monitor — in order to effectively handle time-shared processing. The memory consists of up to 256 pages of 256 words each. A 16-page memory (4 thousand words) will be flown on IMP-I. Interpage access is prohibited in the user mode.

The SDP-3 features one level of indirect addressing and one hardware index register. Arithmetic is done in two's-complement fixed-point format. There is a shift-left-and-normalize instruction, but other floating-point operations and multiplication and division must be provided by software.

Each SDP-3 instruction takes 64 bit times; this simplifies the control hardware. At the end of an arithmetic operation the result may either be put in the AC (in which case the second operand is restored in the memory) or the result may be stored in the memory location formerly occupied by the second operand (in which case the first operand remains unaltered in the AC).

The format of an instruction word is:

CCCCCC F T LLLLLLLL.

The 6-bit operation code CCCCCC allows 64 instructions of which 54 are being used. The flag bit, F, specifies indirect addressing if it is on and the tag bit, T, specifies indexing if it is on. Addresses within a page are specified by the 8-bit line number LLLLLLLL.

There is a continuously running real-time clock which may be armed under program control to cause an interrupt at some selected time in the future. Also, the current value of the clock may be stored in the memory to mark the time of occurrence of some particular event. If there is a power outage, the computer marks its place and automatically restarts when power is restored.

There are 32 binary control outputs which may be used to control experiments, the telemetry system, and the multiplexor which commutates the data from the experiments into the computer.

The SDP-3 (excluding the memory electronics) will consist of about 600 Fairchild LPDT$_\mu$L circuits with an operating power dissipation of under two watts. Average dissipation will be even less because whenever the computer is idle, it enters a dormant low-power mode in which only the priority interrupt circuitry is energized. The volume is estimated to be of the order of 200 cubic inches and the weight about 4 pounds.

SYSTEM BLOCK DIAGRAM

Figure 1 is a block diagram of the SDP-3 computer system and peripheral equipment. In the center of the diagram we have the memory and the arithmetic unit. To the left are the clock gates, data gates, and command gates which are used for communication with the scientific experiments. These experiments are shown at the far left of the diagram. Each experiment contains a 16-bit serial "transfer register" which functions as the interface between the experiment and the computer. The transfer registers are in pre-packaged modules which are supplied to the experiment builder by the computer builder. Data and commands transfer serially between the transfer register in an experiment and the computer memory under program control.

Words may be inserted into the memory of the computer via a PCM command system (shown in the lower left-hand corner of Figure 1,). The SDP-3 has an input channel which contains two registers which hold respectively the transmitted word and the address at which to store the word. When these registers have been filled from the PCM command system (this takes about half a second) instruction execution is suspended for one instruction cycle while the new word is stored in the memory.

An output channel appears at the lower right of Figure 1. It can continuously read out page 15 of the memory, one bit at a time, into the telemetry system. Whenever this channel needs another word from the memory, instruction execution is also suspended for one instruction cycle, just as it is with the input channel.

The priority interrupt system (right center of Figure 1) accepts interrupt service requests. When a request is received, it handles the switching from the program which is currently running to the interrupt service routine appropriate to the particular service request. Typical service requests come from

SDP - 3 BLOCK DIAGRAM



experiments, the PCM command system, the real-time clock and the power system. The power system interrupt gives a 5 ms. warning of either an automatic or a manually activated shutdown of the spacecraft power system. Interrupts from the real time clock (a 16-bit register which is incremented once per instruction) occur when the clock overflows (about twice per second) and when the clock compares equal to the time register (TR), which is set under program control.

ADDRESSING SCHEME

Execution time in a serial computer increases with increasing word length. Power drain also increases as the registers get longer. Therefore a relatively short word length should be chosen. A spacecraft computer with a word length as short as 12 bits has been designed,[1] but for the Advanced IMP more flexibility than this computer provides is required. Sixteen bits appears to be a reasonable compromise for the word length.

With a 16-bit word, and single word instructions, it is difficult to use many more than 8 bits for the address. Therefore the address field was chosen to be exactly 8 bits which is convenient because it is half of the total word length. Thus an instruction can reference one of only 256 memory locations. These are chosen to be 256 contiguous locations and constitute a page of memory. The first page starts at location 0, the second page at location 256, etc. An 8-bit page register holds the number of the page which is currently being used. There can be up to 256 pages of 256 words each for a total of 65,536 memory locations.

There is one 8-bit hardware index register. When indexing is specified, the contents of the index register are added (Modulo 256) to the address field of the instruction. Thus even by indexing there is no way of referencing a location outside the page in which an instruction is located.

Indirect addressing, on the contrary, permits access to any location in the memory. When indirect addressing is specified, the first 8 bits of the referenced location are used to select the page and the second 8 bits are used to select the line within that page which is to be accessed. If indexing is also specified, the contents of the index register are then added (Modulo 256) to the 8 bits which specify the line number.

1. R. A. Cliff, "The SDP-1 Stored Program Computer," IEEE Trans. AES-4, No. 6, Nov. 1968.

A secondary advantage may be gained from the paged memory organization. In the spacecraft, the computer must be time-shared between several programs. In order to keep these programs from being able to damage each other, one could put them in separate pages. Except for the indirect addressing feature they would then be unable to access one another. Accordingly two modes of operation are defined in the SDP-3. In the privileged or "monitor" mode indirect addressing functions exactly as described above. In the "user" mode, however, only the second 8 bits of the word accessed for an indirect address are used. These bits specify the line within the program's own page which is to be referenced. If a user program needs more than one page of memory, appropriate linkage between pages must be supplied by the time-sharing monitor program.

TIMING

Timing in the SDP-3 is based on the bit clock which is derived from a crystal-controlled oscillator. The frequency of this oscillator is chosen to be a power of 2 times the desired telemetry system transmitted bit rate. We do this because this bit rate is derived from the computer when the computer feeds the transmitter directly. The bit period is 1.22μs. on IMP-1.

Table 1. shows the various functions that occur during an instruction cycle and the amount of time that each takes. The total cycle of the computer is broken down into two sub-cycles — the I (instruction) phase and the E (execution) phase.

Table 1.

SDP-3 Timing

Function	Bit Times Required	
Address Instruction	8	
Fetch and Restore Instruction	8	
Address Indr. Adr. Loc. and Save Op. Code	8	
Fetch and Restore Indirect Address Location	8	
Index Arithmetic	8	
I Phase Total	40	40
Fetch Operand	4	
Execute Operation	16	
Restore Operand/Save Result	4	
E Phase Total	24	24
Instruction Cycle Total		64

During the I Phase the instruction is fetched and decoded and the effective address of the operand is computed. First, 8 bit times are used to transmit the line number and page number of the next instruction to the memory address register. Each of these numbers is sent serially; the two numbers are sent simultaneously. The next 8 bit periods are used to fetch and restore the instruction word. Then, during the third interval, the operation code is moved to the decoder and the address part of the instruction is moved to the line register in case indirect addressing is to be done. The fourth set of 8 bit periods is used to fetch and restore the indirect address if this has been requested; if not, the computer is idle for 8 bit periods. During the last 8 bit periods of the I phase the effective address of the operand is computed and sent to the memory. If indexing has been specified it is done here; if not, the time is still required to transmit the address to the memory address register.

During the E phase, the operand (if any) is fetched, the operation specified by the operation code is performed, and then either the operand is restored in memory or the result of the operation is stored in memory. The read and restore cycles of the memory have been separated and the operation execution placed between them because in certain programs the ability to operate directly on a memory location is advantageous. In the usual case, in which the operand is restored in memory, this splitting produces no disadvantages.

INSTRUCTION SET

The instruction set for the SDP-3 is a compromise which has been chosen to make the execution of the required functions relatively efficient while not requiring too much hardware.

There are two kinds of instructions. One kind can only be executed in monitor mode. In user mode they cause execution of an instruction cycle during which no operation is performed. These instructions are the ones which manipulate the page register, the input/output hardware, or could otherwise cause trouble if used incorrectly.

The other kind of instruction (the majority) may be used in either mode. Execution of any of the 10 instructions whose operation codes have not been assigned causes the computer to execute an instruction cycle during which no operation is performed. Table 2, gives the 54 assigned operations.

The monitor mode instructions will be discussed first. The first of these, HALT, is used by the monitor program when there are momentarily no more tasks to perform. The HALT instruction turns off all power except that to the

clock and the priority interrupt circuitry. Power to the output channel remains on if the channel is enabled. Power to the input channel is controlled by the PCM command system. If either the input channel or the output channel requests a memory access, the computer is turned on for one instruction cycle and then turns off again. Power to the computer is restored and the computer resumes execution of instructions upon receipt of a priority interrupt request.

The next three instructions are used for communication in either direction with the scientific experiments. Each one exchanges the contents of the specified memory location with a 16-bit register in one of the experiments. The particular experiment is selected by a multiplexor which is controlled by Control Register A. The three instructions allow sending execute pulses (which load or unload the register in the experiment) either before the exchange, after the exchange, or not at all.

Table 2.

SDP-3 Instruction List

Mnemonic	Operation
Monitor Mode Only	
HALT	Stop and turn off power
XMIA	Exchange memory with input, execute pulses after
XMIB	Exchange memory with input, execute pulses before
XMIN	Exchange memory with input, no execute pulses
EINT	Enable Interrupts
DINT	Disable Interrupts
ENOC	Enable Output Channel
DSOC	Disable Output Channel
LDCA	Load Control Register A
LDCB	Load Control Register B
LDMR	Load Interrupt Mask Register
LDTR	Load Time Register
XMPL	Exchange Memory With Page and Line Registers
Either Mode	
LINK	Subroutine and Interrupt Service Routine Linkage
CMAC	Compare Memory and AC
TUNC	Transfer Unconditionally
TDXR	Transfer and Decrement Index Register

Mnemonic	Operation
Either Mode	
TACZ	Transfer if AC = 0
TACM	Transfer if AC ≠ 0
TMQE	Transfer if MQ Even
TOVF	Transfer if Overflow On
SIBO	Shift and Invert Bit Order
RLAQ	Rotate AC and MQ Left
SLAC	Shift Left AC
SRAC	Shift Right AC
SRAQ	Logical Shift Right AC and MQ
ARAQ	Arithmetic Shift Right AC and MQ
RRMQ	Rotate Right MQ
NORM	Floating Point Normalize AC and MQ
STAC	Store AC
STMQ	Store MQ
STXR	Store XR
STCL	Store Clock
STPL	Store Page and Line (Mark Place)
STIR	Store Priority Interrupt Requests
STZE	Store Zero
LDAC	Load AC
LDMQ	Load MQ
LDXR	Load XR
XMXR	Exchange Memory with XR
XMAC	Exchange Memory with AC
ADDA	Add to AC
ADDM	Add to Memory
SUBA	Subtract from AC, Result in AC
SUBM	Subtract from AC, Result in Memory
IORA	Or (Inclusive) to AC
IORM	Or (Inclusive) to Memory
ANDA	And to AC
ANDM	And to Memory
EORA	Exclusive Or to AC
EORM	Exclusive Or to Memory
MPAA	Multiple Precision Add to AC
MPSA	Multiple Precision Subtract from AC

The EINT instruction enables the interrupt system. The interrupt system is disabled by the DINT instruction. Likewise the output channel is enabled by the ENOC instruction. It continues to run until disabled by a DSOC instruction.

Control Register A is used to control the input multiplexor, the experiment power switches, and other miscellaneous functions. It is set by the LDCA instruction and holds data until the next time it is loaded. The Control Register B is similar except that it is reset at the end of the instruction that sets it. Consequently the output line from a stage of this register will carry a 64 bit-time-long pulse each time that stage is set to a 1.

LDMR loads a mask register which can selectively disable any combination of interrupt levels.

The Time Register which is compared to the real-time clock is set by the LDTR instruction.

XMPL is a mark place and branch instruction which is used for subroutine linkage within the monitor.

The first group of instructions which may be executed in either mode is made up of branching instructions. The first of these, LINK, is a subprogram call. It exchanges the page register, line register, index register, carry flip-flop, and interrupt inhibit flip-flop with two words in memory. (See Figure 2.) In monitor mode the address field of the link instruction is taken modulo 32, in user mode it is taken modulo 16. The instructions LINK 16 through LINK 31 are identical in execution to the servicing of interrupt requests on levels 0 through 15 respectively. This instruction is explained more fully in the section of this paper on the priority interrupt system.

CMAC skips the next sequential instruction if the referenced memory location and the AC are unequal; otherwise, normal sequencing to the next sequential instruction prevails. This instruction is used for searching tables.

TDXR transfers and decrements the index register by one if the index register is non-zero. If the index register is zero, this instruction has no effect. It is used for controlling loops.

The other transfer instructions are self-explanatory.

The next set of instructions is used for shifting data in the AC and MQ. Quite a number of these are included to facilitate the various formatting functions the computer must perform. The SIBO instruction is of particular

SDP - 3
FIXED ADDRESSES FOR LINK AND INTERRUPT



interest. (See Figure 3.) It causes bits to shift right in the MQ, out of the right end of the MQ, into the right end of the AC' and then left in the AC'. One particular application of this instruction is reversing the order of the bits which have been generated by an analog-to-digital converter. When a successive approximation converter is used, the bits are generated most significant bit first. In order to do arithmetic on such data in the computer, it must first be turned around.

The NORM instruction (also shown in Figure 3) shifts the AC' and MQ left until the AC' contains a normalized fraction. It simultaneously increments the referenced memory location by the number of shifts required to bring the AC' into normalized form. This instruction is used to compress data to floating-point format before transmission.

The next group of instructions is used for storing and loading the various registers. On the whole, they are self-explanatory. STIR stores the state of the 16 priority interrupt request lines. It is used by an evaluation program which monitors, among other things, queueing on the priority interrupt system.

The arithmetic instructions appear in the last group. They include addition, subtraction, AND, inclusive OR, and exclusive OR. The multiple precision operations function identically to the other addition and subtraction operations except that the carry flip-flop is not initialized beforehand. Thus whatever carry was left over at the end of the last add or subtract is added to the result of the operation. It is expected that multiple precision arithmetic will normally be used in preference to floating-point arithmetic because of its speed. Then conversion to floating-point form will be done just prior to transmission of the data. The use of the multiple precision operations is shown in Figure 4.

PRIORITY INTERRUPT SYSTEM

The SDP-3 has 16 priority interrupt lines. It also has a 16-bit mask register which is set under program control. During the I phase of each instruction, the logical AND of the 16 priority interrupt requests with the 16-bit mask register is used to set a shift register. Then the register is shifted until a one is detected at its output. If a one is detected, the number of shifts required to produce it is equal to the level of the highest priority active request. If no one is detected, the computer continues its operation undisturbed. If a one is detected, the computer finishes the instruction which it is executing. Then it automatically executes a "LINK L + 16" instruction (where L is the interrupt level).

SDP-3 SPECIAL SHIFT INSTRUCTIONS

NORM



SIBO

SDP - 3 MULTIPLE PRECISION ADDITION



LDAC	X1	GET X1
ADDA	Y1	ADD Y2 (CARRY=0)
STAC	Z1	STORE Z1
LDAC	X2	GET X2
MPAA	Y2	ADD Y2 (USE CARRY FROM X1+Y1)
STAC	Z2	STORE Z2
LDAC	X3	GET X3
MPAA	Y3	ADD Y3 (USE CARRY FROM X2+Y2)
STAC	Z3	STORE Z3 (RETAIN CARRY & OVERFLOW)

Referring back to Figure 2, we see the link instruction saves the carry, overflow, mode, and interrupt inhibit flip-flops and the index register in page 0, line 1. The program continues and loads these registers from this location with the values that they had just before the level 1 interrupt service routine. The page number and line number at which the computer operation of the interrupted program is stored in page 0, line 1. Simultaneously, the computer picks up the address of the first instruction of the interrupt service routine from this location.

A simple interrupt service routine which fetches one word of data from an experiment and stores it in a buffer area within a user program is given below. Each interrupt request stores one word of data, until the buffer is full. Further requests are then ignored.

```
ISR1    LINK                    1 + 16
        LDCA                    ADR1
        XMIN    1       N       BUFR1
        TDXR                    ISR1

        LDMR                    M1
        "INC"                   ISR1

BUFR1   DAC'                    (Page and Line of Buffer area)
M1      DC'                     /F7FF
ADR1    DC'                     /C000
```

The first word of the program to be executed is the LDCA. This is caused by properly initializing page 0, line 52 (4 + 48) when the computer is loaded. The LDC'A instruction loads a code into the Control Register A which selects the desired experiment. Page 0, line 20 (4 + 16) is initialized with the interrupt inhibit bit on, the monitor mode on, and the index register bits set to the number of words in the buffer area. Consequently the computer is in monitor mode, further interrupts are inhibited, and the index register contains the number of words in the buffer when the XMIN instruction is executed. This instruction stores the input data indirectly in the last word of the buffer area.

Then the TDXR instruction decrements the index register and transfers to the LINK instruction. The LINK instruction saves the monitor mode and interrupts disabled states of the interrupt service routine and also saves the new value of the index register. In addition it saves the address of the next sequential instruction, which is the first instruction of the interrupt service routine. The LINK instruction restores the computer to the exact state it was in before it started the interrupt service routine. The next instruction to be executed is the

one which would have been next in sequence in the original program if the interrupt service routine had not been initiated. A total of 5 instruction cycles of delay has occurred to this original program.

As interrupt requests are received, the interrupt service routine works backward through the buffer area, one word at a time. When the buffer area is full, the TDXR instruction will find the index register at zero and will not transfer. The next sequential instruction will mask out further interrupts on level 4. Then control is returned to the interrupted program through the LINK instruction. All further requests for service on level 4 will be ignored until the mask register is reset (after the buffer has been emptied by the user program).

Figure 5 shows the timing of the priority interrupt circuitry in some detail. The first line of the figure is a time base showing a sequence of machine cycles divided into I and E phases. The second line shows a program which becomes suspended as a result of an interrupt service request. An interrupt cycle (third line) performs the functions required to switch from the original program (second line) to the interrupting program (fourth line). During the interrupt cycle the equivalent of a LINK instruction is executed.

Let us now investigate more closely the timing of the events which cause the switch from one program to another. Assume that an interrupt service request is initiated (line 5) during the I phase of the first machine cycle shown in the figure. This request is not immediately recognized because the request lines are tested only once per machine cycle — at the beginning of the I phase, as shown in line 6. The request will be recognized by the serial identification process (line 7) during the next machine cycle.

Two flip-flops are set when the existence of a service request has been discovered. The interrupt flip-flop (line 8) causes the next machine cycle to be an interrupt cycle (LINK instruction) and is then reset. The interrupt inhibit flip-flop (line 9) is set to prevent further interrupts until the machine is ready to accept them. This flip-flop will be reset during the interrupt cycle if the fourth bit of the referenced word from the first half of the table of Figure 2 contains a zero. Otherwise the interrupt inhibit flip-flop remains set until it is reset-either by an EINT instruction or by the LINK which terminates the service program that is in the process of being initiated.

Interrupt latency is defined to be the time which elapses between the initiation of a service request and the initiation of the corresponding service routine. Line 10 shows this time for the example we have been discussing. The minimum latency (line 11) occurs if the service request occurs just before the request lines are tested. In this case the latency is two machine cycles, or 128 bit times (abbreviated as 128J). The maximum latency (line 12) occurs if the service

SDP - 3 PRIORITY INTERRUPT TIMING



request just misses the test time. Then the latency is 3 machine cycles or 192J. Of course if the level in question is masked out by the mask register, the interrupt inhibit flip-flop is set, or a higher priority request occurs simultaneously, then the latency can become much larger.

OUTPUT DATA

Data which are to be output to the telemetry system are stored in the highest order page (page 15 in the present system) of memory. Frame synchronization patterns and any other bits to be transmitted are also stored in that page of the memory. When the output channel is enabled by the ENOC instruction, it starts at line 255 of page 15 and reads out the entire page, one word at a time, into the telemetry system. The least significant bit of each word is transmitted first and the most significant bit last. The last word read out is line 0, page 15; then the channel recycles to line 255. The output of the channel is available in two forms — a serial bit stream which can be fed to a normal spacecraft digital data system, or a bi-phase PCM form which is suitable for directly driving the modulator of a telemetry transmitter.

The output channel is designed to work most efficiently with a 2048-bit frame length. Half of the 256-word page will just contain 2048 bits. Thus while one half of the output page is being transmitted, the other half can be filled with new data and vice versa. A priority interrupt request is generated every time either line 255 or line 127 is read out into the telemetry system. When this occurs, the program which loads the output page knows that the first half or second half, respectively, of the output page is available to receive more output data. Figure 6 shows the data structure in the output page.

Once enabled, the output channel continues to operate until disabled by a DSOC instruction.

CONCLUSION

The detailed design of this computer is now complete. It has been simulated on our IBM 1800 computer. We also have an assembler running on the IBM 1800. We have nearly finished constructing a breadboard of the computer and we are working on the time-sharing monitor program which will be described in a future paper.

SDP-3 OUTPUT BUFFER AREA