General Disclaimer

One or more of the Following Statements may affect this Document

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.
- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.
- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.
- This document is paginated as submitted by the original source.
- Portions of this document are not fully legible due to the historical nature of some
 of the material. However, it is the best reproduction available from the original
 submission.

Produced by the NASA Center for Aerospace Information (CASI)

X-715-72-11

NASA THE 65843

SUPPORT SOFTWARE FOR THE ADVANCED ON-BOARD PROCESSOR

FLIGHT DATA STORAGE BRANCH ELECTRONICS DIVISION

(NASA-TM-X-65843) SUPPORT SOFTWARE FOR THE ADVANCED ON-BOARD PROCESSOR (NASA) Jan.
1972 104 p CSCL 09B

N72-19243

Unclas G3/08 21094

MY-65 842 (NASA CR OR TMX OR AD NUMBER)

(CODE)

JANUARY 1972





--- GODDARD SPACE FLIGHT CENTER
GREENBELT, MARYLAND

SUPPORT SOFTWARE FOR THE ADVANCED ON-BOARD PROCESSOR*

Flight Data Storage Branch Electronics Division

January 1972

*Prepared by CSC under contract #NASS-11790.

GODDARD SPACE FLIGHT CENTER
Greenbelt, Maryland

PRICEDING PAGE BLANK NOT FILMED

SUPPORT SOFTWARE FOR THE ADVANCED ON-BOARD PROCESSOR

Flight Data, Storage Branch Electronics Division

ABSTRACT

This document describes the support software package which exists for the Advanced On-Board Processor (AOP) being developed by the Flight Data Storage Branch, GSFC.

PRECEDING PAGE BLANK NOT FILMED

CONTENTS

		Page
I.	INTRODUCTION	1
n.	SUPPORT SOFTWARE SYSTEM	2
	A. Assembler	3
	B. Relocatable Loader	15
	C. Control Cards	16
	D. Simulator	25
	E. Simulator Control Cards	33
	F. Pseudo Console	39
III.	PROGRAMMING NOTES	44
	A. Input/Output	45
	B. Interrupts	47
	C. Program Linkage	49
	D. Storage Limit Register	52
IV.	APPENDIX A - AOP INSTRUCTION SET	A-1,
	A. Detailed Description by Function	A-1
	B. Brief Description Ordered by Operation Code	A-22
	C. Brief Description Ordered by Mnemonic	A-23
v.	APPENDIX B - AOP SUPPORT SOFTWARE DEMONSTRATION PROGRAM	B_1

ILLUSTRATIONS

Figure		Page
1	AOP Instruction Set	8
2	Assembly of a Main Program, INPUT, and a Subroutine, ADDER	17
3	Core Image Diagram of Automatic Code and Data Relocation	. 18
4	Loader Output for INPUT and ADDER	19
5	AOP Memory Contention and Cycle Steal Operations	28
6	Octal Dump	30
7	Octal Trace	32
8	Interrupt Locations	48
	TABLES	
Table		Page
1	Central Processor Unit Functional Registers	5
2	I/O System	46

SUPPORT SOFTWARE FOR THE ADVANCED ON-BOARD PROCESSOR

INTRODUCTION

The support software package described herein is a second generation outgrowth of a previous package for the On-Board Processor described in document X-562-68-388, 'Support Software for the Space Electronics Branch On-Board Processor', November 1968. The guiding force in the evolution of the package has been the need to adapt to different operating requirements imposed by the Advanced On-Board Processor. Many improvements were also incorporated, especially in the simulator area.

The Advanced On-Board Processor, AOP, is a general purpose stored program digital computer with an 18-bit word. It has integral input-output and interrupt systems especially designed for spacecraft application. The action of the interrupt system is described under programming notes. A description of the AOP is contained in document X-715-71-451, 'The Advanced On-Board Processor — AOP', October, 1971. This support software is intended to provide the AOP programmer with a convenient, thoroughly proven, tool for writing and debugging AOP programs. It is to be expected that the package will continue to evolve into a still better system as more experience is gained in its use with the AOP.

SUPPORT SOFTWARE SYSTEM

The support software system consists of an assembler, a relocatable loader, a simulator, and a support software executive which interprets the system control cards. The system was written in Fortran as a step towards machine independence so that AOP programs could be developed at different locations.

At present, the system has been run and checked out on an XDS 920 computer at GSFC. A special interface unit between the XDS 920 computer and the AOP is being designed. When connected, it will allow object programs to be loaded into AOP memory and executed. It also permits the transfer of data between AOP memory and the XDS 920 I/O devices.

The support software system is contained on one magnetic tape. The minimum system requirement is a card reader, a CPU with 16K memory, a line printer, and four magnetic tape drives (one for the system and three scratch). The system contains 21 links due to core memory limitations. For this reason the system is now undergoing modifications which will allow utilization of a random access memory device.

The AOP Assembler accepts punched cards as input, assembles program segments into relocatable binary code and data, and writes the program segments on a magnetic tape. The binary segments can then be selectively loaded onto a complete image of AOP memory and written on tape. The memory image tape can be used to either load the AOP memory or to serve as input to the AOP Simulator, a unit of the support software system.

A call to a subprogram not found in any assembled program segment will result in an automatic library search. The library currently does not contain any programs. However, programs can be added as required.

Assembler

A program to be assembled must be on punched cards and must be preceded by an assemble control card. The format of the assemble control card with an explanation of the various options is covered in the section on control cards.

To simplify the problem of training programmers in the use of the AOP Assembler, the structure of program statements closely follows that of other widely used assemblers, such as SLEUTH II for the Univac 1108 or Meta-Symbol for the XDS 920, with which they may already be acquainted.

Input Format

The assembler accepts cards in free form, that is, blanks delimit fields.

Each card contains up to four fields:

- 1. Label field. Must start in column 1 and begin with an alphabetic character. This field need not be present. This is indicated by a blank in Column 1.
- 2. Operation field. Starts with first non-blank after label field.
- 3. Operand field. Starts with first non-blank after operation field. This field is present only if the operation requires an operand field.

4. Comments field. Starts with first non-blank after last required field.

The assembler ignores the contents of this field and it is the only field which may contain imbedded blanks.

The example below shows the input cards which would be generated to check whether a point lies on the locus of the unit circle. As in any fixed point arithmetic involving fractions the programmer must do the scaling.

LOCUS	LDA	X	Scaled 2 Minus 3
	MUL	X	Scaled 2 Minus 3
	DSH	XM3	Shift to Scale 2 Minus 3 (XM3 = -3)
	STA	X2	
	LDA	Y	Scaled 2 Minus 4
	MUL	Y	Scaled 2 Minus 4
	DSH	XM5	Shift to Scale 2 Minus 3 (XM5 = -5)
	ADD	X2	
	BRM	SQRT	Get Square Root
	STA	NORM	Scaled 2 Minus 3
	TAE	(010)	Test Equal to 1 (Scaled 2-3)
	BRC	(COMP)	

Each line represents an input card, and the mnemonics are those recognized by the standard assembler. A feature of the assembler is its procedure capability which allows the user to define his own mnemonics. This is discussed further in connection with the PROC directive. Literals can be entered in the operand field of an instruction by enclosing the desired expression in parenthesis.

Registers — Registers which can be affected by program execution are listed in Table 1.

TABLE 1
Central Processor Unit Functional Registers

Register	Symbol	Length (bits)	Function
Accumulator	ACC	18	Used for operand storage.
Extended Accumulator	EA	18	Holds least significant half of a double length operand in multiply/divide operations.
Storage limit	SLR	18	Controls where writing into memory is permitted.
Index	X	18	Added to address to form effective address if index bit in instruction word is set.
Page	P	4	Appended to 12 bit address field to form 16 bit address.
Carry	C	1	Stores a carry out of bit 17 of the parallel adder.
Decision	D	1	Conditionally set when executing test in- structions. Reset by the conditional transfer instruction.
Overflow	ov	1	Stores the overflow condition.
Activation status	ASR	16	Inhibits or allows cycle steal operations on specific channels.
Lockout status	LSR	16	Inhibits or allows specific interrupts.
Interrupt override	IOR	1	Inhibits or allows all interrupts except interrupt 0.

Instruction Set — The AOP has 55 instructions, 31 of which require a memory access. The other 24 instructions have a minor operation code in the operand field of the instruction word. The formats are as follows:

MEMORY ACCESS

NON-MEMORY ACCESS

$$\begin{bmatrix}
B_{18} & B_{17} & B_{16} & B_{15} & B_{14} \\
0 & 0 & 0 & 0
\end{bmatrix}
B_{13} - - - - B_{6}
B_{5} B_{4} B_{3} B_{2} B_{1}$$
Not used

Operation

With 12 bits for the address, 4096 memory words are directly addressable. A memory size as large as 65,536 words requires a 4-bit page register which can be loaded and stored under program control and which is appended as four high-order bits to the 12-bit address field to form a full 16-bit effective address. If the index bit is set, the low order 16-bits of the index register are added to the address to form an effective address and the execution time is increased by 2.0 cycles. The thirty-one instructions which require a memory access may be indexed. Indexing is specified by appending a comma to the operation mnemonic. For example, 'LDA,' will result in a load accumulator instruction with bit 13 set so that the index register will be added to the address field at execution time to form the effective address.

Figure 1 gives a summary of the AOP instruction set by function. Appendix A gives the detailed operations of each instruction. Execution times are given in CPU cycles. At present, one CPU cycle is nominally one microsecond.

Note that the test instructions which set the decision register do not reset it to zero if the test fails. Thus a series of tests can be 'or'ed together. A conditional branch at the end of this series will take place if any of the tests succeeded.

Assembler Directives

Assembler directives are used to pass information to the assembler concerning a particular program to be assembled. The assembler directives are loaded in with the source program as mnemonics in the operation field of the card. These directives have effect only for the program with which they are assembled and their effect begins when they are encountered during the assembly process. For convenience, the assembler directives can be grouped into four categories according to their usage or function in the program. These categories are:

a. Control of storage allocation

RES — Reserve storage

RORG — Set relocatable origin

AORG — Set absolute origin

LIT - Assign control counter to literals

		ORDERE	D BY FUNCTION
		LOAD/STO	RE INSTRUCTIONS
Op Code	Mnemonic	Cycle Time*	Description
20	LDA	4	Load accumulator
40	LDL	4	Load accumulator with effective address
12	LDI	6	Load accumulator indirect
52	LDE	4	Load extension
54	LDX	4	Load index
60	STA	6	Store accumulator
32	STI	8	Store accumulator indirect
10	STE	6	Store extension
74	STX	6	Store index
000013	LDD	3	DSH left 1 bit then load decision register int LSB of EA
1000012	LDP	3	Load page register from accumulator
		ARITHMET	IC INSTRUCTIONS
Op Code	Mnemonic	Cycle Time*	Description
000004	NEG	6	Two's complement accumulator
000006	ADC	4	Add carry to accumulator
000010	CMP	6	One's complement accumulator
000014	NORM	4**	Normalize accumulator and extension
02	ADX	4	Add memory to index
04	ADD	4	Ádd memory to accumulator
24	SUB	4	Subtract memory from accumulator
44	MUL	32***	Multiply accumulator by memory
64	DIV	58	Divide accumulator and extension by memory

Figure 1. AOP Instruction Set

^{*} Add 2 cycles for indexing.
At present, one CPU cycle is nominally one microsecond.

** Add one cycle for each place shifted.

^{***} Average

	В	DOLEAN LOG	IC INSTRUCTIONS
Op Code	Mnemonic	Cycle Time*	Description
30	ETR	4	Logical AND accumulator with memory
50	MRG	4	Logical OR accumulator with memory
70	EOR	.4	Exclusive OR accumulator with memory
1		1/0 INS	STRUCTIONS
Op Code	Mnemonic	Cycle Time*	Description
16	ОРТ	6	Output
76	IPF	6	Input
	REGIS	TER MANIPU	LATION INSTRUCTIONS
Op Code	Mnemonic	Cycle Time*	Description
14	SHF	5**	Arithmetic shift accumulator
36	DSH	5**	Arithmetic shift accumulator and extension
34	CYC	5**	Cyclic shift accumulator
56	DCY	5**	Cyclic shift accumulator and extension
000025	ACX	8	Exchange accumulator and index
000026	AEA	8	Exchange accumulator and extension
000027	EAX	8	Exchange extension and index
000022	FLP	3	Reverse accumulator

* Add 2 cycles for indexing.
At present, one CPU cycle is nominally one microsecond.
** Add one cycle for each place shifted.

Figure 1. AOP Instruction Set (Continued)

Op Code	Mnemonic	Cycle 'Fime*	Description
000000	HLT	3	Halt
000002	NOP	3	No operation
06	BRM	8	Branch and mark place
62	BRU	4	Branch unconditionally
42	BRC	4	Branch conditionally
72	TIN	22	Restore status registers from memory
000016	EXIT	36	Cause exit interrupt

TEST/SET INSTRUCTIONS

Op Code	Mnemonics	Cycle Time*	Description	
000001	TOV	3	Test overflow register	
000003	TAP	3	Test accumulator positive	
000005	TOP	22	Test accumulator for odd parity	
000007	ROV	3	Reset overflow register	
000017	CPD	3	Complement decision register	
000020	SIO	3	Set interrupt override	
000021	TAZ	4	Test accumulator for zero	
000023	RED	3	Reset decision register	
000024	RIO	3	Reset interrupt override	
000011	TIX	6	Test index for zero and increment	
000015	TIE	6	Test extension for zero and increment	
22	TXLE	4	Test index less than or equal to memory	
26	TAL	4	Test accumulator less than memory	
46	TAE	4	Test accumulator equal to memory	
66	TAG	4	Test accumulator greater than memory	

^{*} Add 2 cycles for indexing.
At present, one CPU cycle is nominally one microsecond.

Figure 1. AOP Instruction Set (Continued)

b. Data word generation

e - Enter value of expression in storage

c. Control of code generation

EQU - Equate label to operand field

PROC - Procedure definition

END - End of procedure or assembly

d. Control of assembly listing

UNLS - Don't list following cards

LIST - List following cards

PAGE - Start listing at top of new page

Control of Storage Allocation

label RES expression

Expression is evaluated and that many storage locations reserved. Subsequent references to label refer to the first storage location reserved. No specific value can be expected in the reserved locations at execution time. If expression is zero, no locations are reserved and label will refer to the next location allocated in the assembly.

RORG expression 1, expression 2

The value of expression 2 is assigned to the location counter specified by the value of expression 1. Storage locations allocated under control of this location counter will be considered relocatable.

AORG expression 1, expression 2

The value of expression 2 is assigned to the location counter specified by the value of expression 1. Storage locations allocated under control of this location counter will be considered absolute.

LIT expression

Literals generated during assembly will be assigned storage under control of the location counter specified by expression

The AOP Assembler uses two location counters to allocate contiguous blocks of relocatable storage. Odd numbers refer to the location counter used for program areas and even numbers refer to the location counter used for data areas. In a given assembly, both location counters start at zero. The appropriate counter is incremented by one when a memory location is allocated to it. At the end of the assembly the largest value assigned to a location counter is the size of the block allocated to it. The loader will relocate each block relative to other blocks allocated under the same location counter so that it winds up with two large relocatable blocks: one for the odd, the other for the even location counter. With this in mind, the four directives for control of storage allocation could be re-defined as simple manipulation of the values of location counters during assembly.

Data Word Generation

label expression

The value of expression is inserted in storage under control of the current location counter. Whenever the assembler detects a non-alphabetic character as the first character of the operation field, that card is treated as a data word generation card. The value assembled into the location can be referenced by label. The form 0 + name can be used to generate a relocatable address as a data word.

Control of Code Generation

label EQU expression

Label is assigned the value of expression.

It is often desirable to write an assembly program in such a way that the resultant program is parameterized. That is, the program will do its job for any of a wide range of parameter values. The size of a buffer or a particular I/O device number, as in Figure 2, might be a parameter. The EQU directive provides a means whereby the parameter value can be entered at assembly time. A new program could be generated for a different parameter value by simply changing one EQU card and re-assembling.

label PROC

Begins a procedure (macro) definition. References to label in the operation

field of an instruction will cause insertion of the procedure at that point in the coding.

Programming time can be saved or operation mnemonics redefined through use of the PROC directive. When the programmer writes

label A, B, C

for example, and has previously defined a procedure using the PROC control card

label PROC

followed by:

LDA

LABEL(0)

ADD

LABEL(1)

STA

LABEL(2)

END

the code generated by the assembler is as though

LDA

A

ADD

В

C

STA

were written. Coding time is saved by putting commonly performed sequences of coding in PROC's as it is easier to change one PROC than several similar coding sequences scattered throughout a program. If the programmer prefers the old assembler mnemonic IGZ (for is positive) rather than the new standard instruction mnemonic, TAP (for test accumulator positive), the proc

IGZ PROC
TAP
END

will allow him to use IGZ in the operation field rather than TAP.

END	

Terminates a procedure definition or a program.

Control of Assembly listing

UNLS

Terminates the normal assembly listing until a LIST card is encountered.

LIST

Continue the normal assembly listing.

PAGE

Continue the normal assembly listing at the top of the next page.

Relocatable Loader

The assembler produces relocatable code and data except when it encounters a directive, such as AORG, which uniquely specifies where this code or data will be located. This means that code or data addresses are relative to the beginning code or data address assigned by the loader such that programs and data sets will be automatically stacked in core without overlap and without unused storage locations. The beginning bias for data and code is presently 210 and 4000 octal

respectively, where locations 0-207 are used for interrupt storage, and 4000 octal is the mid-point of a 4K memory module. As will be seen in the control card description, these starting biases may be altered.

Figure 2 shows the assembly of a program for inputting data and a sub-routine for adding up the values input. Figure 3 shows how the loader will relocate these programs in core while Figure 4 shows the loader printout from which Figure 3 was derived. Making all programs relocatable is a great advantage since changes in one program do not affect the others. The loader resolves all undefined references at load time automatically.

Another feature of the loader is that a binary tape can be built containing many assembled program segments. Any or all of the assemblies (maximum of 25) can be selectively loaded in the order they appear on the tape.

Control Cards

All control cards must have a; (11/8/6) punched in column one. The first fields of the control statement may begin in any column after column one. Preceding blanks are disregarded. Thereafter, one or more blanks are used as delimiters. No control statement can be continued onto a second card. Anywhere number appears, a decimal radix will be assumed unless OCTAL is specified; i.e., 11 is 11₁₀, but OCTAL 11 is 9₁₀.

1 000000	ASSEMBLER FOR THE ONBOARD PI	PROCESSOR 000002	CHAN	FOC	N	CHAN IS A PARABETER
1 000000 56 0 0000	1 000000	0		LDX	(START)	LITERAL CONTAINING STAFT
1 0000003 6 1 000003 6 1 000003 6 1 000003 6 1 000003 6 1 000003 6 1 000003 6 1 000003 6 1 000003 6 1 000003 6 1 000003 6 1 000003 6 1 000003 6 1 000003 6 1 000003 6 1 000003 6 1 000000	1 000001	0	LOOP	J d	CHX	SNIAINS DEVICE NUMBER
1 000000	Z00000 T	0		L'DA	CHX+1	CONTAINS THE DATA JUNE
1 0000004 22 0 00000	1 000003	(STA	o :	THE DATA INTO A
1 000000	700000 1	9		A DX	(a e E / 2	THE PROPERTY OF THE PROPERTY O
100000	1 00000 T	9 0		5 - A L.C	(LOOP)	
TOURDING COURT		Ö		BRA	AUDER	ADDER IS UNDEFINED IN THIS ASSENDEY
0.00000	010000 1	00000	(0)8	<u> </u>		
0 0000001 0 0000002 0 000002 0 000002 0 0000003 0 0000004 0000000 0 0000005 0000001 0 0000005 0000001 0 0000007 000001 0 0000007 000001 0 0000007 000001 0 0000007 000001 0 0000007 000007 000001 0 0000007 000007 000001 0 0000007 000007 000001 0 0000007 000007 000001 0 0000007 000007 000001 0 0000007 000007 000001 0 0000007 000007 000001 0 0000007 000007 000001 0 0000007 000007 0000007 0000001 0 0000007 000007 0000001 0 0000007 0000007 0000001 0 0000007 0000007 0000001 0 0000007 0000007 0000001 0 0000007 0000000000			STARTA	RES	-	
END OF LISTING. 1 LIMES FLAGED. END OF LISTING. 2 LIMES FLAGED. END OF LISTING. 2 LIMES FLAGED.			STOP	RES	~ ≥	START AND STOP ARE EXHERNAL DEFINITIONS
END OF LISTING. 1 LIMES FLAGED. END OF LISTING. 2 LIMES FLAGED. END OF LISTING. 2 LIMES FLAGED.			Š	RES	. -	
0 000005 000001 0 000005 000001 0 000005 000001 0 000005 000001 0 000005 000001 1 000005 54 0 0002 1 000005 22 0 0003 1 000005 22 0 0003 1 000005 22 0 0003 1 000005 62 0 0005 1 000005 62 0 0005 1 000005 62 0 0000 1 000005 62 0 0000 1 000005 62 0 0000 1 000000 00000 1 000000 00000 1 000000 00000 1 000000 00000 1 000000 00000 1 000000 00000 1 000000 00000 1 000000 00000 1 000000 000000				END		
END OF LISTING. 1 LIMES FLAGGED. END OF LISTING. 1 LIMES FLAGGED. E ADDER F ADDER	Ö (
END OF LISTING. 1 LIMES FLAGGED. F ADDER F ADDER F ADDER F ADDER 1 0000007 20 00002 1 0000007 21 00000 1 0000007 22 0 00003 1 0000005 62 0 00005 1 0000005 62 0 00005 1 0000005 62 0 00005 1 0000005 62 0 00005 1 0000005 62 0 00005 1 0000005 62 0 00005 1 0000005 62 0 00005 1 0000005 62 0 00005 1 0000005 62 0 00005 1 0000005 62 0 00005 1 0000005 62 0 00005 1 0000005 62 0 00005 1 0000005 62 0 00005 1 0000005 62 0 00005 1 0000005 62 0 00005 1 0000005 0000000 1 0000005 0000000 1 0000005 0000000 1 0000005 0000000 1 0000005 0000000 1 0000005 0000000 1 0000005 0000000 1 0000005 0000000 1 0000005 0000000 1 0000005 0000000 1 0000005 0000000 1 0000005 0000000 1 0000005 00000000 1 0000005 0000000 1 0000005 0000000 1 0000005 0000000 1 0000005 0000000 1 0000005 0000000 1 0000005 0000000 1 0000005 0000000 1 0000005 0000000 1 0000005 0000000 1 0000005 0000000 1 0000005 00000000 1 0000005 00000000 1 0000005 00000000 1 0000005 00000000 1 0000005 00000000 1 0000005 00000000 1 0000005 00000000 1 0000005 00000000 1 0000005 00000000 1 0000005 00000000 1 0000005 00000000 1 0000005 00000000 1 0000005 00000000 1 0000005 00000000 1 0000005 00000000 1 0000005 00000000 1 0000005 00000000 1 0000005 00000000 1 0000005 0000000000	5 6					
FADDER FOR THE ONBUARD PROCESSOR FOR TALE (STOP) FOR THE ONBUARD PROCESSOR FOR TALE (STOP) FOR THE ONBUARD PROCESSOR FOR THE ONBUA	5 (6					
FOR THE GNBUARD PROCESSOR S(1) 1 000000 54 0 0002 1 000000 52 0 00004 1 000000 52 0 00004 1 000000 62 0 00005 1 000000 62 0 00006 1 000000 62 0 00006 1 000000 62 0 00006 1 000000 62 0 00006 1 000000 62 0 00006 1 000000 62 0 00006 2 0 00000 1 000000 62 0 00006 2 0 00000 1 000000 000000 2 0 000000 2 0 0000000 0 0000000 0000000 0 0000000						
FOR THE ONBUARD PROCESSOR 1 0000000 54 0 0002 1 0000001 21 1 0000 1 0000002 22 0 00003 1 0000003 20 0 00003 1 0000003 42 0 00004 1 0000003 42 0 00005 1 0000005 62 0 00000 1 0000005 62 0 00000 1 0000005 62 0 00000 1 0000005 62 0 00000 1 0000007 62 0 00000 1 0000007 62 0 00000 1 000000 1 000000 1 0000000	END OF	LINES				
FOR THE ONBUARD PROCESSOR 1 000000 54 0 0002 1 000001 21 1 0000 1 000001 21 1 0000 1 000001 21 1 0000 1 000002 02 0 0003 1 000003 22 0 0003 1 000003 22 0 0003 1 000003 22 0 0003 1 000003 22 0 0003 1 000003 22 0 0000 1 000000 62 0 0000 1 000000 62 0 0000 1 000000 62 0 0000 1 000000 62 0 0000 1 000000 00000 1 000000 0000000 1 000000 000000 000000 1 000000 000000 000000 1 000000 000000 000000 1 000000 000000 000000 000000 1 000000 000000 000000 000000 000000 0000						
1 000000 54 0 0002	FOR THE BNBDARD	ROCESSOR				
1 000001 21 1 0000	ייטטטט ו	C	107	Tux	(START)	INDEX TO STAR! AUGRESS OF
1 000002 02 0 0003 LOOP ADX (1) INCREMENT INDEX 1 000003 22 0 0004 TXLE (SIOP) START AND STOP ARE UNCEFINED IN THIS I 000004 42 0 0005 BRC IGONN! BRC IGONN! BRC ILCOP) SUM NEXT BUFFER ITEM BRD ADDER RES I 000000 00000 COO 000000 COO 00000 COO 0000 COO 000 COO 0000 COO 0000 COO 000 COO 0000 COO 0000 COO 000 COO	100000	-		LDA.	0	FIRST VALUE INPUT
1 000003 22 0 0004 1 000004 42 0 0005 1 000004 42 0 0005 1 000005 62 0 0000 1 000005 62 0 0000 1 000007 62 0 0006 2 10 000000 0 0000000 0 0000000 0 0000000 0 000000	1 000002	0	LOOP	ADA	(1)	INDEX
1 000004 42 0 0005 1 000005 62 0 0000 1 000005 62 0 0000 1 000005 62 0 0000 1 000007 62 0 0000 1 000007 62 0 0000 1 000007 62 0 0000 1 000000 000000 0 000000 000000 0 000000 000000	1 000003	0		TXLE	(STOP)	AND STOP ARE UNCEFINED IN THIS
1 000005 02 0 0000 1 000005 05 1 0000 1 000007 62 0 0006 2 \$100 0 000000 0 000000 0 0000000 0 0000000	700000 T	0		3 E	[Noosi	
1 000007 62 0 0006 1 000000 0 000000 0 000000 0 0000000 0 000000	100000 T	-	200	0 K G	A DUCK	SUM NEXT BUFFER INEM
\$10) 0 000000 ADDER* RES 1 0 000000 0 0000000 0 0000000 0 0000000 0 000000	200000 T	• 0		8 2 3 3 3 3	(LOOP)	
0 000000 000000 ADDER* RES 1 0.000000 0.000000 0.000000 0.000000 0.000000			\$(0)	- 1		
0 000002 000000			ADDER.	SES	i	
0 000002 000000 0 000004 000001 0 000005 000006 0 000005 000002		000000		D 32	HESE	
0 000004 0 000005 0 000005 0 000006				ì		
0 000004 0 000005 0 000006 END OF LISTING. 2 LINES F						
O OOOOOO						
OF LISTING. 2 LINES	•					
	40	LINES				

Figure 2. Assembly of a Main Program, INPUT, and a Subroutine, ADDER

CADER FOR ON-BOARD PROCESSOR SOFTWARE

OCTAL LOCATION LOADED			ASS				ION	i -
000000	INTERRUPT LOCATIONS							
0 0 0 2 1 0	DATA	0	0	0	0	0	0	
0 0 0 2 1 7	(INPUT)	0	0	0	0	0	7	į
0 0 0 2 2 0	DATA	0	0	0	0	0	0	
0 0 0 2 2 6	(ADDER)	0	0	0	0	0	6	
0 0 0 2 2 7	DATA (OTHER, PROGRAMS)	0	0	0	0	0	0	
0 0 4 0 0 0		0	0	0	0	0	Ō	
004010	CODE (INPUT)	0	0	0	0	1	0	
004011		0	0	0	0	0	0	
0 0 4 0 2 0	CODE (ADDER)	0	0	0	0	0	7	. 1
0 0 4 0 2 1		0	0	0.	0	0	0	
	CODE (OTHER PROGRAMS)							

Figure 3. Core Image Diagram of Automatic Code and Data Relocation

PREAMBLE VALUES FOR INPUT
DATA LENGTH
CODE LENGTH
PRESET LOCATIONS
LITERALS
INDIRECT ADDRESSES
EXTERNAL DEFINITIONS
UNDEFINED SYMBOLS
NOUNS

EXTERNAL FEFINITIONS
START
STOP

EXTERNAL DEFINITIONS ADDER

PRESET LOCATIONS

INDIRECT ADDRESSES

UNDEFINED SYMBOLS

EXTERNAL DEFINITIONS

DATA LENGTH CODE LENGTH

LITERALS

NOUNS

CORE LIMITS

EATA 000210-000406 / CODE 004000-004020

STARTING ADDRESS 004000

2

CORE ALLOCATION

DATA 000210-000217 CODE 004000-004010 ADDER DATA 000400-000406 CODE 004011-004020

END OF ALLOCATION

Figure 4. Loader Output for INPUT and ADDER

; DATE characters

されているというというというというという

This card causes the first 12 nonblank (blanks are delimiters) characters to be printed as a part of the heading printed by the major functions (assembler, loader, etc.). For example, 7/4/8/,1400 could be used for date and time on the listing for the current run. Note the use of a comma rather than a blank as a separator for date and time.

; ASSEMBLE <u>name</u> (NOLIST)

This card causes the support software executive to call in the assembler to assemble a program designated by <u>name</u> and to inform it of the options desired by the user. The output of the assembler is accumulated on the assembly tape. Only the first twelve characters of <u>name</u> are retained, any remaining characters are ignored. There must not be any blanks interspersed in a program name. The NOLIST field is optional.

Options: NOLIST — This option directs the assembler to suppress its printout. If this option is not present, then a complete listing of the program being assembled will be given.

; MEMORY SIZE IS <u>number</u> BANK(S)

This card designates the memory size in bank units to be loaded, simulated, or listed. The variable <u>number</u> must have a value from 1 to 16 (a bank is 4096 words). If this control card is missing, a memory size of 4096 words, or 1 bank, is assumed.

program name 1, program name 2, ..., program name n

; LOAD \$

; LOAD program name

; LOAD program name DATA AT number AND CODE AT number

The; LOAD <u>program name</u> card causes the loader to load the entire assembly tape into core and then writes the Advanced On-Board Processor core image onto the absolute core image tape. The loader will assume a starting location of octal 210 for data.

The assumed starting location for code is one half the memory size. Thus when an 8K memory is being loaded, a starting location of octal 10000 is assumed for code, whereas octal 4000 is assumed when loading a 4K memory. The relative origins assumed by the loader may be altered by using the optional; LOAD <u>program name</u> DATA AT <u>number</u> AND CODE AT <u>number</u> card. Care must be exercised to prevent data words from overlapping a bank of 4096 words. For example, if a program is loaded with data beginning at location 4000 and there are 100 words of data, then the first 96 words must be accessed with a page register setting of zero, and the remaining four words must be accessed with a page register setting of one. This problem must be taken into consideration by the programmer prior to assembly.

The ; LOAD \$ indicates selective loading to the loader. The program names listed on the following cards will be loaded from the assembly tape. There must be a blank in column 1 of the program name cards but as many cards as needed may be used. The number of specified programs is limited to 25. The order in which the specified programs are loaded is the order in which they appear on the assembly tape. The relative origins assumed by the loader during selective loading may be altered by using the optional; LOAD \$ DATA AT number AND CODE AT number card.

; WAIT number

This card will cause the OBP loader routine to pause. This option is included to allow the XDS 920 user to switch assembly tapes to be loaded. The value of number should be the count of assembly tapes to be loaded. The number of pauses will be one less than the value of number as there will be no pause when the last assembly tape has been loaded.

: REWIND ABSOLUTE CORE IMAGE TAPE

: REWIND ASSEMBLY TAPE

Either of these cards causes the specified tape to be rewound. The assembly tape should not be rewound between an assemble and a load function.

The second second second second second

; PAUSE

This card will cause the support software executive to pause. This option is included to allow the XDS 920 user to switch tapes, save tapes, or mount tapes if necessary.

; END OF FILE ON ASSEMBLY TAPE

This card causes an end-of-file record to be written on the assembly tape.

This is to be used if, and only if, the file of relocatable programs on the tape is to be used at a later time.

; SAVE PREVIOUS ASSEMBLIES

This card causes the support software executive to space down the assembly tape until an end-of-file (EOF) record is read. The assembly tape is then backspaced over the EOF record, thus positioning it for further assemblies.

	name	name	name	
; DELETE	\$			
; DELETE	name FROM	PREVIOUS	S ASSEMBLIES	

This card causes the support software executive to search the assembly tape and delete the assembly specified. All other assemblies are preserved.

The end-of-file record is removed, and the assembly tape positioned for

further assemblies. If a routine is to be reassembled with an assembly tape containing a previous assembly by the same name, the above card must be used to remove the old routine before the new routine is assembled. The alternate form DELETE \$ causes the program names listed on the following cards to be deleted from the assembly tape. These cards must have a blank in column one, up to 25 program names can be specified. The names need not be in any particular order. As many cards as desired may be used.

; LIST

; LIST THE NOUN TABLE (ALPHABETICALLY NUMERICALLY)

This card causes the support software executive to read in the absolute core image tape prepared by the loader. It then will list the complete symbol table of all the loaded programs. The order of the two options is irrelevant and either one or both may be omitted. If both are omitted, then numeric and alphabetic lists will be given. Both lists may also be obtained with the abbreviated control card; LIST.

Options: ALPHABETICALLY — This option causes the alphabetically ordered symbol table to be printed.

NUMERICALLY — This option yields a printed list of the symbols used ordered on the relocated addresses assigned to the symbols.

; LIST THE ABSOLUTE CORE IMAGE TAPE

This card causes a complete listing of the absolute core image. The core image, allocation table, and symbol table is read from the absolute core image tape produced by the loader. The allocation table is then used to list data and code for each program segment. Data is listed in an octal format. Code is listed as the octal bit pattern for each instruction, with decoded mnemonics and labels as they were defined in the program. All indirect instructions are flagged with the indirect address.

; CHECK PRINT number

This card causes the support software executive to turn on debugging flags within the AOP software package. This control option is provided as an aid in maintaining the AOP package and is not normally used.

Simulator

The AOP Simulator reads the absolute core image tape, created by the loader, into core and simulates the execution of that program. When a HALT instruction is encountered, the simulator prints out statistics concerning simulated running time and frequency of instruction usage. By means of various control cards, the simulator may be made to give selective tracing and/or dumping in octal. Control cards are also available for specifying periodic interrupts, simulation of input-output from the I/O unit, and such miscellaneous

capabilities as halts treated as no-ops and restarting after a halt has been executed. During execution the simulator may, for one of several reasons, enter a routine called the pseudo console which allows the user to examine and alter the contents of simulated registers or memory locations.

Interrupt Simulation — At the completion of each simulated instruction, the interrupt processor determines whether any of the 15 external interrupts appeared during the simulation of the previous instruction. When an interrupt appears, the appropriate bit is set in the ISR (Interrupt Status Register). If the interrupt cannot be honored immediately, it is saved. If an interrupt is currently being saved and another of the same number appears, it is lost. Interrupts are not honored immediately if they are locked out by the LSR (lockout status register) or the IOR (interrupt override register) or by a higher priority pending interrupt. When an interrupt is honored, one instruction of the interrupt routine is executed before any other interrupts can be honored.

Input-Output Simulation — Two kinds of I/O are simulated, program controlled and cycle steal. Program controlled I/O occurs when an OPT (or IPF) instruction is simulated. The content of storage at the effective address is used as an I/O unit specification and data is output from (or input to) the effective address plus one. The actual response of the simulator varies according to the characteristics of the I/O unit.

If the operation is illegal on the requested unit, the message:							
* ERROR ILLEGAL IO REQUEST unit # address type of operation							
is printed. Type of operation is 1 for cycle steal, 2 for IPF, 3 for OPT. If							
an input operation cannot be completed due to lack of data, the message:							
OUT OF DATA FOR DEVICE unit #							
is printed. No error messages appear if the operation is successful.							
Cycle steal I/O occurs when a request is entered in the AOP's Request							
Status Register, RSR. The simulator allows the user to control the timing of							
the first request on a channel. Thereafter the device characteristics coded							
into the simulator determine the rate at which requests are generated.							
When a cycle steal operation is simulated the simulator prints:							
CS I/O ON unit # TO address AT time.							
The ILLEGAL I/O REQUEST and OUT OF DATA error messages will be printed							
if appropriate to the cycle steal operation.							

When a cycle steal I/O request enters the AOP's Request Status Register, RSR, it contends equally with all other requests for memory access. The diagram of Figure 5 shows the activity in detail. As shown in Figure 5, not all cycle steal I/O requests result in the transfer of a data word to or from memory.

Description of Dumps and Traces — A dump is a printout of the contents of memory and generally comprises two parts: data and code. By means of the




Figure 5. AOP Memory Contention and Cycle Steal Operations

several simulator control cards, the user can control the dump to suit his needs. A dump is printed in octal. The entire memory may be dumped or just a specific segment. A dump may be printed upon simulation of a HALT instruction or at any specific point in the program execution. Likewise a trace, the printout of register contents during execution, has almost as many optional forms as the dump and is also user controlled to suit specific needs. Examples of dumps and traces with their various columns explained are contained in the following paragraphs.

Octal Dump — An octal dump is a printout of memory within specified limits at a particular time. There are two columns of initial octal addresses and 16 columns of octal code or data words (refer to Figure 6). Starting from the left, column 1 and column 10 list the initial addresses of the following eight memory locations. Each set of eight columns (columns 2 through 9 and columns 11 through 18) presents a printout of the contents of memory at that particular location. The entire dump is broken into several parts, the first of which is always a printout of the contents of the interrupt locations. The remainder of the dump comprises a printout of the contents of memory at the locations occupied by the various programs and subroutines located within the limits of the dump. The name of the program or subroutine is given as a heading and is followed by the initial and final addresses of the segment of memory which it occupies. Each program or subroutine is dumped in two parts: data (an octal

S	
Z	
=	
-	
~	
ပ	٠
ŏ	
J	
•	
5	
•	
Z D D	
x	
œ	
E	
IN	
-	
,	

000210 000000 0~0000 000002 600000 0~0210 00000 000210 004001	000210 000000 0v0000 000002 600000 0vu210 033001 000211 004001	004010 000000 >-0402 210000 020403 220404 423405 62040u 050000	000410 G00000 Uvuoua 000000 aeu600 Ouuvoo aeu600 00000u a00000	004010 080800 >*J402 210888 82J403 228484 42J405 62848J 0588WB 804830 868880 8vJ0J8 888880 86J888 8uB88 J83888 8UB88U 8B88UB	000410 000000 Gugguo oooooo oooooo onadoo oooooo oooooo	004030 000000 0v0030 000000 000000 033000 000000 000000
CGN20C Groups 06500G 0900AB 0008000 000000 000000 000000 000000 000000	000200 000000 000000 000000 000000 000000	CO400C 540214 760212 200213 610000 520215 220216 420217 060400 AUDER LDATA1 000400-000406	0004C9 004010 004011 000210 G00001 000211 004017 C04013 000000 ADDER (CODE) 002011-004020	03400C 540214 760212 200213 610000 020215 220216 420217 060400 004020 620406 U0300C 000000 600000 000000 000000 600000 000000	COM4GO OR4010 004011 000210 000001 00G211 004017 CG4V13 000000 REMAINING CORE IN CODE REGION	00402C 670406 3090n0 9080n0 003300 000000 000000 000000 000000

Figure 6. Octal Dump

listing of the data words and their addresses) and code (an octal listing of the code words and their addresses).

Octal Trace — An octal trace is the printout of register contents during execution. The following explains the various trace columns (refer to Figure 7).

Column	Explanation
IC	This column lists the value contained in the Instruction Counter for each simulated instruction. The words that appear in this column but stand alone on a line are the labels used in BRU, BRC, BRM, TIN and EXIT instructions.
INST	This column gives a 4-letter abbreviation of the instruction just simulated.
OPERAND	This lists the first twelve letters of the operand name used with the instruction if the name is available.
[EAD]	This is a printout of the value contained in memory at the effective address after each simulated instruction.
AC	This column shows the value contained in the accumulator after each simulated instruction.
EA	This column shows the value contained in the extended accumulator after each simulated instruction.
ICDO	This lists the value contained in each of the following one-bit registers: interrupt override, carry, decision, and overflow after each simulated instruction.
[IC]	This is a printout of the contents of memory at the address indicated by the instruction counter prior to simulation of each instruction. This column provides an octal listing of the instructions executed.
P	This lists the value of the page register after each simulated instruction.

ASA	000000	000000	000000	000000 000000 000000 000000	000000 000000 000000 000000	000000	000000
158	000000 000000 000000	000001 000001 0000001 000001 000001	1000001 000001	00 CCC001 00 CCC001 00 CCC001 00 CCC001	1000000 1000000 1000000 1000000 1000000 1000000	10 CCCCCT	0 CCC001 0 CCC001 0 CCCC01
רצא							
·	00000 00000 00000	000000 000000 000000	00000 00000	00000 00000 00000 00000 00000	nn0000 nn0000 nn0000 nn0000	00000 00000	00000 00000 00000 00000
Tine	* 2 *	22 25 25 25 25 25 25 25 25 25 25 25 25 2	₹.	7000	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	100	106 116 110 120
SLA	0000000	000000 000000 000000	000000	იიიიიი იიიიიი იიიიიი იიიიიი იიიიი	000000	000000	000000 000000 000000
EAD	000214 000212 000213	000213 000215 000216 000217	000212	000211 000215 000216 000217 000400	000402 000210 000403 000404 000404	000211 000406	000403 000404 000405 000400
EXX	000210 0 000210 0 000210 0	070210 1 090211 0 090211 0 009211 0	000211 0	000211 1 000212 0 000212 0 000212 0	000210 0 000210 1 000211 0 000211 0	000211 1	000212 0 000212 0 000212 0 000212 0
P INDEX	00 00	00 00 00 00 00 00 00 00	000 00	000 00	000 00	00 00 00 00	00 000
[3]	540214 760212 200213	610000 020215 220216 420217	760212	610000 020215 220216 420217 060400	540402 210000 020403 220464 420405	350000 620496	020403 220404 420405 620400
CDO	1000 1000 1000	1000 1000 1010 1000	1000	1000 1000 1000 1000 1000	1000 1000 1010 1010	1000	1000 1000 1000 1000
3	000000	000000 000000 000000	000000	0000000	000000	000000	000000
A C	00000	00000	00000	00000	0000000	0000000	0000000
(EAD)	000210 000002 600000 600000	000000 600000 600000 600000 600000 600000 600000	000002 6 600000 6	000000 0000000000000000000000000000000	000210 6 000000 0 000001 0 000211 0	000000 0	000001 0 000211 0 004017 0 004010 0
				N C C C C C C C C C C C C C C C C C C C		00	0000
OPERAND	× × × × × × × × × × × × × × × × × × ×	STARGE PROIECT VIOLATION PO4003 STA P04004 ADX P04005 TXLE P04006 HPC LOOP	XHO CHX	I VISLAI LOOP ADDER	N 00	Loap	GO N ADDER
NST	DX PF C	STA ADX TXLE FPC L	IPF C	STA STA ADX TXLE TXLE FRM ADDE	TX LE	ADD FRU	ADX TXLE HRC G
1C 1NST	04000 064001	ARAGE P 004003 004004 004005		10000	40012 40013 6015 1015 1015	4017	04013 04013 04014 04015

Figure 7. Octal Trace

Column	Explanation
INDEX	This column gives the value contained in the index register after each simulated instruction. For each instruction, the value listed here is a one if bit 13 of the instruction contains a one, thus designating use of the index register to determine the effective address.
EAD	This gives an instruction-by-instruction listing of the contents of the effective address register. The content of this register specifies the memory address of the operand.
SLR	This column lists the contents of the storage limit register after each simulated instruction.
TIME	This column presents the cumulative total time in CPU cycles for the execution of instructions.
I	This is a listing of the octal interrupt number being processed if any interrupts have occurred during the simulation.
LSR	This column shows the octal value of the lockout status register at the end of execution of the current instruction.
ISR	This column shows a pending interrupt request by setting the appropriate bit to one. Interrupt 0 is the LSB of the octal value. Interrupt 4 would be indicated if the ISR were 000020. An interrupt is pending, for the purposes of this column, if the IOR is 1 and the interrupt is not number 0, if the corresponding LSR bit is 1, or if execution of the one instruction allowed after an interrupt occurs is taking place.
ASR	This column shows the contents of the activation status register.

Simulator Control Cards

The format for the simulator control cards is the same as the format for all control cards. Column one must contain a semicolon (an 11/8/6 punch) and columns 2 through 80 contain the control information. One or more blanks are used as delimiters. No control function may continue onto a second card.

The control cards for the simulator are grouped into the following six categories: starting, tracing, dumping, interrupting, inputting and stopping (and/or restarting).

To simulate a previously loaded program, the user must first supply a simulate control card followed by any number of simulator control cards to define the kind of simulation desired, followed by a start control card. No non-simulator control cards may intervene.

; SIMULATE name

This control card causes the simulator to be loaded into memory. The simulator sets the instruction counter to the load location of <u>name</u>. If <u>name</u> is omitted, then the instruction counter will be set to the normal, initial load location for instructions. The simulator is then ready to interpret any remaining simulator control cards. This card must be placed between the LOAD control card and the START control card.

; START
; START AT <u>number</u> or <u>label</u>

This control card, or one of its optional forms, should appear as the last control card. It causes the simulator to commence simulating at the location specified by the SIMULATE card. The optional form, where <u>number</u>

or <u>label</u> is specified, causes the simulation to commence at the location specified.

; TRACE OCTALLY

This control card causes the simulator to print tracing information in the octal mode for each relocatable instruction simulated.

; TRACE OCTALLY FROM label or number TO label or number (number TIMES)

This card causes the simulator to print octal tracing information for each instruction simulated between the limits specified by <u>label</u> and/or <u>number</u>.

If <u>number</u> TIMES appears, trace information will no longer be printed after the segment between the limits specified has been encountered <u>number</u> times.

; TRACE OCTALLY PROGRAM name (number TIMES)

This card causes the simulator to print tracing information in the octal mode where the limits of name are taken from the allocation table.

If <u>number</u> TIMES appears, trace information will no longer be printed after the segment between the limits specified has been encountered <u>number</u> times.

; DUMP OCTALLY AT label or number

This card causes an octal dump of the entire memory when the specified location is accessed (either code or data).

; DUMP OCTALLY AT <u>label</u> or <u>number</u> FROM <u>label</u> or <u>number</u> TO <u>label</u> or number

This card causes an octal dump of the segment of memory located within the limits specified by the second and third <u>label</u> or <u>number</u> when the location specified by the first <u>label</u> or <u>number</u> is accessed.

; DUMP OCTALLY AT label or number PROGRAM name

This control card causes an octal dump of the program specified by <u>name</u>, where the limits of <u>name</u> are taken from the allocation table, when the location specified by label or number is accessed.

; DUMP OCTALLY AT HALT

This control card causes an octal dump of the entire memory at the time of simulation of a HALT statement.

; INTERRUPT <u>number</u> EVERY <u>number</u> MICROSECONDS or MILLISECONDS or SECONDS STARTING AT <u>number</u> MICROSECONDS or MILLISECONDS or SECONDS

This card causes the specified interrupt (legal interrupts are 0 through 15) to occur at the specified interval beginning at the specified start time. The

user must specify the time units of the interval length and start time in microseconds, milliseconds or seconds.

; INTERRUPT <u>number</u> EVERY <u>number</u> MICROSECONDS or MILLISECONDS or SECONDS

This control card causes the specified interrupt (legal interrupts are 0 through 15) to occur at the specified interval beginning at time zero. The user must specify the time-units of the interval length as microseconds, milliseconds, or seconds.

; MAXIMUM TIME IS <u>number</u> MICROSECONDS or MILLISECONDS or SECONDS

This card will cause the simulation to cease at the specified simulation time. If this card is omitted, then a value of 5 milliseconds is assumed.

; MAXIMUM INSTRUCTIONS IS number

This control card causes the simulation to cease after the <u>number</u> of instructions has been executed. If this card is omitted, a value of 500 instructions is assumed.

Inputting Data

となる 一方面の 海上をからの 地方を発きのます

; INITIATE CHANNEL <u>number</u> AT <u>number</u> MICROSECONDS or MILLISECONDS or SECONDS

This control card causes a cycle steal I/O request at the indicated time over the indicated channel. Channels are numbered from 0 to 15. Further cycle steal I/O will occur under the control of the simulator's I/O device routines.

data data data data data \$
; DATA FOR INPUT DEVICE number

This is the control card used for inputting data. Data may be input over sixteen different input units numbered zero through fifteen. A total of 218 data words may be specified. Immediately following this card are the cards of input data for the specified input unit. As many cards as needed may be used and the format of these cards is free form with one or more blanks used as delimiters. Column one must be blank. The last data word must be followed by a \$.

During the simulation, when the specified unit is referenced in an input operation, the data words are input one word per request until the data buffer is exhausted.

Stopping and/or Restarting — The normal means of ending a simulation is by simulating a HALT. The pseudo console then gains control and the simulation can be terminated by typing STOP. Any remaining control cards will then be honored.

; NO HALT

This control card causes all HALT instructions to be simulated as NOP instructions.

; RESTART AT HALT

This control card causes one HALT instruction to be simulated as a NOP instruction. There must be a RESTART AT HALT card for each HALT that is to be simulated as a NOP instruction.

; STOP AT HALT

This control card allows the HALT statement to be simulated normally.

Its main purpose is to allow proper page skipping between multiple jobs.

Pseudo Console

Once simulation has begun, that is, once a START Control card has been read, the user may gain control by setting breakpoint 2. The user can then perform the following functions through the typewriter on the XDS 920. Only the underlined portions in each paragraph title need be typed. Carriage return is indicated by <u>CR</u>. Whenever the user types something the pseudo console routine does not recognize, the message WHAT is printed.

DISPLAY CR

By typing DISPLAY <u>CR</u> the user may then enter any of the following register mnemonics followed by a <u>CR</u>. The pseudo console routine will type the values of the requested register along with several associated registers.

Mnemonics are:

ACC	Accumulator
EA	Extended Accumulator
X	Index register
SLR	Storage Limits Register
IC	Instruction Counter
P	Page register
C	Carry register
ov	Overflow register
ASR	Activation Status Register
LSR	Lockout Status Register
ISR	Interrupt Status Register
IOR	Interrupt Override register
EAD	Effective Address Register (not a hardware register)

ENTER CR

By typing ENTER <u>CR</u> the user may then type any of the register mnemonics used for DISPLAY followed by a <u>CR</u>. The user then types in up to 6 octal digits followed by a <u>CR</u>. The pseudo console routine will enter this value, right justified, into the designated register. For all registers, except the ASR, the user enters the value he wants in the register. To enter a value in the ASR, however,

ASR. This word can be set up using the STORE command and must be the same bit configuration as would be used were the change to be made using the AOP's OPT instruction.

DUMP CR

By typing DUMP <u>CR</u> the user will cause the pseudo console routine to type out the address in the EAD register followed by the contents of memory at this address. The EAD is incremented so that the next DUMP command will refer to the next sequential memory location. To examine successive sequential locations in memory the user must type DUMP <u>CR</u> for the first, but need only type <u>CR</u> to obtain following locations.

STORE CR

By typing STORE <u>CR</u> the user may then type in up to 6 octal digits followed by a <u>CR</u>. The pseudo console will enter this value, right justified, into the memory location whose address is in the EAD. The EAD is incremented and the user may then enter another value which will be stored in the location following the last and so on. Typing a non-octal digit causes the message WHAT to be typed. The user may then enter another command.

START CR

By typing START <u>CR</u> the user causes simulation to commence at the address in the instruction counter.

STOP CR

By typing STOP <u>CR</u> the user causes the simulation to terminate immediately. The support software system executive gains control immediately and the next control card is read from the card reader.

ADDRESS STOP CR

By typing ADDRESS STOP <u>CR</u> the user insures that the pseudo console will gain control whenever the instruction counter contains a value equal to the octal number typed in following this command. Typing 777777 insures the simulator will not stop since 177777 is the largest AOP address. This must be done if the user has entered an address stop and now wishes to de-activate the feature.

Summary of Pseudo Console Commands

ADDRESS STOP <u>CR</u>
octal value CR

DISPLAY CR

one of: ACC, EA, X, SLR, IC, P, C, OV, D, ASR, LSR, IST, IOR, EAD then <u>CR</u>

ENTER CR

mnemonic CR

octal value CR

Note (if the mnemonic ASR is entered, enter the address of the word to be sent to the ASR rather than the value).

DUMP CR

STORE CR

octal value CR

START CR

STOP CR

Sample Pseudo Console Session

Lines in capitals are printed by the pseudo console routine.

PSEUDO CONSOLE

The user has set BP2, an address stop has been satisfied, or an error has been detected by the

simulator.

enter

sets up the EAD for subsequent store

ead

7276

store

4417303

stores indexed LDL instruction at location 7276.

enter

WHAT

pseudo console expected a number

display

ic

SLR 777000 IC 141110 P 00 C 0 OV 0 D 0

ead

LSR 000000 ISR 000000 IOR 1 EAD 007277

enter

ic

7226

ead

7276

dump

007276 · 02417303 The contents of simulated memory location 7276

are preceded by two octal digits containing dump

and trace codes. These may be ignored.

007277 02627216 The user typed CR to get the next location.

start Simulation will now continue beginning at location

7226.

PROGRAMMING NOTES


The support software which has been developed for the AOP was aimed at allowing independent programming by AOP users at different locations. In keeping with this philosophy, it is expected that an executive routine will be provided by a central housekeeping group. This routine will provide an environment within which worker programs can function without being aware of details of AOP hardware I/O, interrupts, timing, or other workers. The items in this

section may not, therefore, be of direct interest except to those involved in the programming of the executive.

Input/Output

The AOP has two modes of input/output: program-controlled and cycle steal. Both modes can be used on any channel. For program-controlled I/O, either the contents of the effective address+1 is output to a device or the data from a device is input there. For cycle steal operation, there are 16 cycle steal channels in the input/output unit which control block transfers of data between input/output devices and memory. These data transfers are independent of program execution and the external device supplies the I/O request pulses.

One device is connected to each cycle steal channel. Each cycle steal channel requires two memory locations. These 32 locations are situated at the top of the fixed core bank of memory. The first word of each pair contains a block length, the second an address. When a cycle steal request arrives from an external device, the block length is fetched, decremented and stored. Next, the address is fetched and the data word is either stored into or fetched from memory at that address. Then the address is incremented and stored. Cycle steal operations can be inhibited if the corresponding bit of the 16-bit Activation Status Register, ASR, is a one. The ASR is set using program controlled output over channel 10. See Table 2 for the I/O system philosophy.



Should two or more cycle steal requests occur simultaneously, a hard-wired cycle steal priority, which can be altered only in groups of 4 channels, is used to select the first channel to be serviced. The cycle steal operation requires a total of five memory accesses. A CPU memory access is allowed between each cycle steal operation to avoid locking out the CPU by a long queue of cycle steal requests.

Cycle steal I/O rates as high as 10⁵ words/second are possible. Generally, program control of I/O is restricted to 1) devices for which the data transfers are program dependent or 2) very low data rate devices if interrupt of the program is necessary for synchronization.

Interrupts

There is a 16-bit register called the Interrupt Status Register, ISR, in the CPU which stores interrupt requests. As each request is serviced, the corresponding bit in the register will be reset. There is another 16-bit register in the CPU, called the Lockout Status Register, LSR, where each bit indicates whether or not an interrupt request at that level is to be locked out. A one-bit CPU register called the Interrupt Override Register, IOR, serves to lockout all interrupts, except interrupt 0, when it is set to 1. An interrupt signal sent to the CPU causes an interrupt when the ISR bit is set, the corresponding bit of the LSR is zero and the IOR is zero.

Should two allowable interrupts occur simultaneously, there is a hardwired 16 level priority circuit in the I/O unit (interrupt 0 is of highest priority) to determine which interrupt request is to be serviced first. The LSR is loaded from fixed memory locations carring the execution of an interrupt or when the CPU executes an EXIT or a TIN instruction. The TIN instruction is normally executed at the termination of an interrupt routine.

The interrupt service priority is controlled by the contents of the LSR so that the determination of which interrupts are to be allowed can be dynamically changed. The one exception is that interrupt 0 has top priority and cannot be locked out. This interrupt will be used to initiate program execution.

When an interrupt is received by the CPU, the instruction being executed will be completed and then an automatic sequence is entered in which the address of the next instruction to be executed, the contents of the storage limit register, the miscellaneous registers (P, D, OV, and C), and the current status of the LSR are stored in a bank of four memory locations (N0 to N3). Then the same registers will be loaded from the four memory locations N4 to N7.

Figure 8 shows the location of the register values in the 8 word interrupt area. It is the system programmer's responsibility to define and load locations N4 to N7 (where N is the interrupt number) with the desired LSR value, miscellaneous register settings, storage limit setting and starting address of interrupt routine N.




Figure 8. Interrupt Locations

At the conclusion of interrupt routine N there must be a TIN instruction which will result in returning control to the interrupted program and restoring the LSR, storage limit and miscellaneous registers. Of course, any addressable register which may be altered during the interrupt routine should be saved upon entering and restored upon leaving the interrupt routine.

Program Linkage

Within a single assembly, control is normally transferred by a BRU (LABEL) or BRC (LABEL) statement. When the name LABEL is defined to the assembler, the literal location (LABEL) will be filled with the correct relocatable address. At load time this relocatable address will be made absolute. Upon execution, the BRU or BRC instruction will cause the absolute address in this literal location to replace the contents of the program counter.

When transferring control between separately assembled programs the BRM LABEL statement is used in the calling program and LABEL must be externally defined in the called program's data area. Two contiguous locations must be allocated in the called program's data area in order to accomplish the transfer. The first must be given the external label and the second must contain the address of the called program's entry point. (See the INPUT and ADDER program assemblies given in Figure 2 for an example.)

When the set of programs is loaded, the undefined reference to the label in the BRM instruction is resolved to refer to the external definition in the called program's data area. Upon execution, the current value of the program counter will be saved in the location called LABEL and the next location after this will be used to supply a new value for the program counter.

Since the programmer may be unaware of the exact location the relocatable code will occupy at execution time, the simple linkage discussed above must be modified to take account of the possibility that the called program's data area may not occupy the same bank as the calling program's data. Thus the page register must be manipulated to allow formation of the correct address. An example of how this can be achieved appears below:

Calling Program (which is itself a called program)

\$ (1)

START	STE	SAVEP	Save calling programs page register passed in EA
	LDE	CALLER	Load this program's page register
	LDA	CALLED	Load called program's page register
	LDP		Load page register with proper setting for use by called program
	BRM	SUB2	Branch to called program
	LDP		Restore page register with proper setting for use by this program.

\$ (0)

SUB1* RES 1 0+ START

SAVEP RES 1

CALLER 0+ SUB 1 The loader will insert the absolute address of the beginning of this program's data area here.

CALLED 0+ SUB 2 The loader will insert the absolute

address of the beginning of the called program's data area here.

END

Called Program (which calls no other program)

\$ (1)

LDA SAVEP Restore called program's page register setting

BRU SUB2 Return to caller.

\$ (0)

SUB2* RES 1 Execution of a BRM SUB2 in

calling program places the return

address here.

0+ START The next address placed in the

program counter will be the starting address of this program's code

region.

SAVEP RES 1

END

Note how the calling program uses the form 0+LABEL to request the loader to supply the absolute address and therefore, the page register setting of both its own and the called program's data area. These settings are passed in the extended accumulator and accumulator respectively. This leaves the index register free for passing the address of an argument list. Also note that it is the calling program's responsibility to actually set the page register immediately before and after the branch to the called program.

It is the called program's responsibility to make sure the accumulator contains the correct address to allow the calling program's LDP to work properly. Of course, none of this is necessary if absolute code is written. However, the ease of program construction inherent in relocatable code is so great that these conventions for use of the accumulator, extended accumulator, and index register should be practically regarded as standard, where necessary.

Storage Limit Register

The AOP has an 18-bit storage limit register which is used to specify blocks of memory into which writing is permitted. Those instructions which require writing into memory, and therefore use the storage limit register, are STA, BRM, STE, STX, and STI. The register is broken into two 9-bit fields A and B where A = (B1-B9) and B = (B10-B18). Bi = the ith bit of the storage limit register numbered from the right. A and B represent upper and lower limits on the 9 high-order bits of a 16-bit effective address between which

writing will be permitted. Stated symbolically, if C = (B8-B16) of the effective operand address for one of the five instructions listed above and A and B are as specified above, then if $B \le C \le A$, the write will be permitted, otherwise, write will not be permitted. Note that if A = B then one 128 word block is enabled whereas if $A = 777_8$ and B = 0 then all of memory is enabled.

APPENDIX A

AOP INSTRUCTION SET

In the following description of the AOP instructions the assembly language mnemonics recognized by the AOP Assembler are shown. Execution times are given in CPU cycles. One CPU cycle is nominally 1 microsecond.

Load/Store instructions

LDA

2 0 address

The contents of storage at the effective address are placed in the accumulator.

Registers altered: Accumulator

Timing: 4 cycles

LDL

4 0 address

The effective address is placed in the accumulator.

Registers altered: Accumulator

Timing: 4 cycles

LDI

1 2 address

The 16 LSB's of memory at the effective address are treated as a new effective address. If bit 18 of the memory word is a one, the contents

of the index register are added to the new effective address. Otherwise it remains unchanged. The contents of memory at the new effective address are placed in the accumulator.

Registers altered: Accumulator.

Timing: c cycles

LDE

5 2 address

The contents of storage at the effective address are placed in the extended accumulator.

Registers altered: Extended accumulator

Timing: 4 cycles

LDX

5 4 address

The contents of storage at the effective address are placed in the index register.

Registers altered: Index register

Timing: 4 cycles

STA

6 0 address

The contents of the accumulator are stored at the effective address unless that address is protected by the storage limit registers. If storage is protected, no write into memory occurs and interrupt 15 is generated.

Registers altered: None.

Timing: 6 cycles

STI

3 2 address

The 16 LSB's of memory at the effective address are treated as a new effective address. If bit 18 of the memory word is a one, the contents of the index register are added to the new effective address. Otherwise it remains unchanged. The contents of the accumulator are stored in memory at the new effective address unless that location is protected by the storage limit register. If storage is protected, no write into memory occurs and interrupt 15 is generated.

Registers altered: None.

Timing: 8 cycles

STE

1 0 address

The contents of the extended accumulator are stored at the effective address unless that address is protected by the storage limit registers. If storage is protected, no write into memory occurs and interrupt 15 is generated.

Registers altered: None.

Timing: 6 cycles

9-1

STX


一大江 方面の おなからなるなるを変える

7 4 address

The contents of the index register are stored at the effective address unless that address is protected by the storage limit registers. If storage is protected, no write into memory occurs and interrupt 15 is generated.

Registers altered: None.

Timing: 6 cycles



The contents of the accumulator and extended accumulator are shifted left one position. The sign of the extended accumulator is not shifted and the vacated, low-order position of the extended accumulator is filled with the contents of the decision register. The overflow register is not altered.

Registers altered: Accumulator

Extended accumulator

Timing: 3 cycles

LDP 0 0 0 1 2

The contents of bits 13 through 16 of the accumulator are placed in the page register.

Registers altered: Page register

Timing: 3 cycles

Arithmetic instructions

NEG

された。

0 0 0 0 0 4

The contents of the accumulator are replaced by its two's complement. Negating all zeros yields a result of zero and sets the carry register to one. Negating the number that has zeros in all bit positions except the sign yields the same number as a result and sets both the carry register and the overflow register to one. Other than these two special cases, the carry register is reset to zero.

Registers altered: Accumulator

Carry register

Overflow register (conditionally)

Timing: 6 cycles

ADC

)		,,,		
- 1	0	U	10	0	10	6
	_	-	Ψ.		_	

The content of the carry register is added to the contents of the accumulator and the sum is retained in the accumulator. If a carry occurs at the input of the 18th bit of the two's complement adder, then the carry register is set to one. Otherwise, the carry register is reset to zero. Overflow can occur and will cause the 18th bit of the sum to remain in the sign position and the overflow register to be set to one.

Registers altered: Accumulator

Carry register

Overflow register (conditionally)

Timing: 4 cycles

CMP


0 0 0 0 1 0

The contents of the accumulator are replaced by the one's complement.

The 18 bits of the results are computed independently with a one occurring in a bit position of the result only if the accumulator contained a zero in that position.

Registers altered: Accumulator

Timing: 6 cycles



The contents of the accumulator and extended accumulator are shifted left until the 17th and 18th bits of the accumulator are different. The sign bit of the extended accumulator is not shifted. Bits leaving the 17th bit of the extended accumulator enter the low-order position of the accumulator. Zeros fill the positions vacated on the right. A count of the number of positions shifted is retained as a 6-bit positive number in the index register. If the contents of the accumulator and bit positions 1 through 17 of the extended accumulator are zero, then the index register is set to zero.

Registers altered: Accumulator

Extended accumulator

Index register

Timing: 4 cycles + 1 cycle per position shifted.

ADX

0 2 address

The contents of storage at the effective address are added to the contents of the index register. The 18-bit result of the two's complement addition is retained in the index register.

Registers altered: Index register

Timing: 4 cycles

ADD

0 4 address

The contents of storage at the effective address are added to the contents of the accumulator and the sum is retained in the accumulator. If a carry occurs at the input of the 18th stage of the two's complement adder, then the carry register is set to one. Otherwise, the carry register is reset to zero. Overflow can occur when two numbers of the same sign are added. Overflow causes the 18th bit of the sum to remain in the sign position and the overflow register to be set to one.

Register altered: Accumulator

Carry register

Overflow register (conditionally)

Timing: 4 cycles

SUB

2 4 address

The contents of storage at the effective address are subtracted from the contents of the accumulator and the result retained in the accumulator. Subtraction is performed by adding the one's complement of the order stage of the adder. If a carry occurs out of the 17th position, the carry register is set to one. Otherwise it is reset to zero. Overflow can occur when two numbers of unlike sign are subtracted. Overflow causes the overflow register to be set to one and the 18th bit of the difference is retained in the sign position.

Registers altered: Accumulator
Carry register

Overflow register (conditionally)

Timing: 4 cycles

MUL

4 4 address

The contents of storage at the effective address are multiplied by the contents of the accumulator. The high-order 17 bits and sign of the product are retained in the accumulator. The low-order 17 bits and sign of the product are retained in the extended accumulator.

Registers altered: Accumulator

Extended accumulator

Timing: Average 32 cycles

DIV

6 4 address

The accumulator and extended accumulator form the dividend that is divided by the contents of storage at the effective address. The signed remainder is retained in the accumulator and the signed quotient is

retained in the extended accumulator. The divisor and dividend must be positive and the dividend must be less than or equal to the divisor. Otherwise the results are unpredictable. The quotient and remainder are positive and the remainder has a magnitude less than the divisor.

Registers altered: Accumulator

Extended accumulator

Timing: 58 cycles

Boolean Logic instructions

ETR

3 0 address

The contents of storage at the effective address are logically ANDed with the contents of the accumulator. The result is retained in the accumulator. The 18 bits of the result are computed independently with a one occurring in a bit position of the result only if the accumulator and storage both contained a one in that bit position.

Registers altered: Accumulator

Timing: 4 cycles

MRG

5 0 address

The contents of storage at the effective address are logically ORed with the contents of the accumulator. The result is retained in the accumulator. The 18 bits of the result are computed independently with a one occurring in a bit position of the result if either the accumulator or storage contained a one in that bit position.

Registers altered: Accumulator

Timing: 4 cycles

EOR

7 0 address

The contents of storage at the effective address are exclusive ORed with the contents of the accumulator. The result is retained in the accumulator. The 18 bits of the result are computed independently with a one occurring in a bit position of the result if either the accumulator or storage, but not both, contain a one in that bit position.

Registers altered: Accumulator

Timing: 4 cycles

I/O instructions

OPT

1 6 address

The contents of storage at the effective address plus one are sent over the channel (0-15) designated by the contents of storage at the effective address.

Registers altered: None

Timing: 6 cycles


IPF

7 6 address

The contents of storage at the effective address plus one are replaced by a data word input over the channel (0-15) designated by the contents of storage at the effective address. Registers altered: none

Timing: 6 cycles


Register manipulation instructions



The low-order 6 bits of the contents of storage at the effective address are used as a two's complement shift count. If the count is negative, then the accumulator is shifted right the number of positions specified by the count, with the contents of the accumulator sign replacing vacated positions on the left. If the count is positive, then the accumulator is shifted left the number of positions specified by the count with zeros filling vacated positions on the right. The overflow register is set to one if the sign bit of the accumulator is changed during the shift.

Registers altered: Accumulator
Overflow register (conditionally)

Timing: 5 cycles + 1 cycle per position shifted



The low-order 6 bits of the contents of storage at the effective address are used as a two's complement shift count. The accumulator and the extended accumulator are shifted together. The extended accumulator is shown to the right of the accumulator and its sign bit is not shifted.

If the count is negative, then the accumulators are shifted right the number of positions specified by the count with the contents of the accumulator sign replacing vacated positions on the left. If the count is positive, then the accumulators are shifted left the number of positions specified by the count with zeros filling vacated positions on the right. The overflow register is set to one if the sign bit of the accumulator is changed during the shift.


Registers altered: Accumulator

Extended accumulator

Overflow register (conditionally)

Timing: 5 cycles + 1 cycle per position shifted

CYC




3 4 address

The low-order 6 bits of the contents of storage at the effective address are used as a two's complement shift count. If the count is negative, then the contents of the accumulator are shifted cyclically right the number of positions specified by the count, with bits leaving the low-order position entering the sign position. If the count is positive, then the contents of the accumulator are shifted left the number of positions specified by the count with bits leaving the sign position entering the low-order position.

Registers altered: Accumulator

Timing: 5 cycles + 1 cycle per position shifted

DCY



The low-order 6 bits of the contents of storage at the effective address are used as a two's complement shift count. If the count is negative, then the contents of the accumulator and extended accumulator are shifted cyclically right the number of positions specified by the count with bits leaving the low-order position of the extended accumulator entering the sign of the accumulator and bits leaving the low-order position of the accumulator entering the sign of the extended accumulator. If the count is positive, then the direction of the above process is reversed.

Registers altered: Accumulator

Extended accumulator

Timing: 5 cycles + 1 cycle per position shifted

ACX

					T	-
	Λ	Λ.	Λ	Δ.	െ	
i	U	v	U	· U		อ
- 1						

The contents of the accumulator and index registers are interchanged.

Registers altered: Accumulator

Index register

Timing: 8 cycles

AEA

				_	
				١ .	
10	0	10	- ()	12	6 1
					- 1

The contents of the accumulator and extended accumulator are interchanged.

Registers altered: Accumulator

Extended accumulator

Timing: 8 cycles

EAX

ı						
ļ	٨	Λ	0	<u> </u>	9	7
ı	l v	v	U	V	4	

The contents of the extended accumulator and index register are interchanged.

Registers altered: Extended accumulator

Index register

Timing: 8 cycles

FLP



0	0	0	0	2	2
			-		

The contents of the accumulator are reversed. The (19-n)th and nth

bits are exchanged for $n = 1, 2, \dots 9$.

Registers altered: Accumulator

Timing: 3 cycles

Control/branch instructions

HLT

0	0	0	0	0	0

The processor stops indefinitely. An interrupt signal must be supplied from an external source to start the processor.

Registers altered: None

Timing: 3 cycles before an interrupt will be honored.

NOP

0 0 0 0 0 2

No operation is performed other than the automatic incrementing of the instruction counter.

Registers altered: None

Timing: 3 cycles

BRM

0 6 address

The contents of the instruction counter plus one are stored at the effective address unless that address is protected by the storage limit register. If storage is protected, no write into memory occurs and interrupt 15 is generated. The contents of one location greater than the effective address is placed in the instruction counter and execution proceeds from the new address specified by the instruction counter. Registers altered: None.

Timing: 8 cycles

BRU

6 2 address

The contents of s rage at the effective address are placed in the instruction counter and execution proceeds from the new address specified by the instruction counter.

Registers altered: None

Timing: 4 cycles

BRC

4 2 address

If the contents of the decision register are zero, then the next sequential instruction is executed. If the contents of the decision register are one, then the contents of storage at the effective address are placed in the instruction counter and execution proceeds from the new address specified by the instruction counter. The decision register is reset to zero.

Registers altered: Decision register (always reset to zero)

Timing: 4 cycles

TIN

7 2 address

The contents of storage at the effective address is used as the starting address of a 4-word save area. This instruction restores the registers that were saved in these locations (i.e., by the occurrence of an interrupt). Upon completion, execution proceeds normally at the new value in the instruction counter.

Registers altered: Lockout status register

Storage limit register

Page register
Overflow register
Carry register
Decision register

Timing: 22 cycles

EXIT

0 0 0 0 1 6

This instruction initiates interrupt number 16 which uses locations octal 200 through 207. The status of registers is saved in 200-203 and these registers are loaded from locations 204-207. Upon completion, execution proceeds normally at the new value in the instruction counter.

Registers altered: Lockout status register

Storage limit register

Page register Overflow register Carry register Decision register

Timing: 36 cycles

Test/set instructions

TOV

.!						
٠	0	0	0	0	. 0	1

If the contents of the overflow register are one, then the contents of the decision register is set to one. Otherwise, it is unchanged. The overflow register is reset to zero.

Registers altered: Decision register (conditionally)
Overflow register

Timing: 3 cycles

TAP

I						
	. ^	Λ.	\sim	Δ.	^	3
i	U	U	0	0	0	- 3 I
ı	•	-		•	_	~ (

If the sign position, bit 18, of the accumulator contains a zero, then the contents of the decision register are set to one. Otherwise, it is unchanged.

Registers altered: Decision register (conditionally)

Timing: 3 cycles

TOP

0 0 0 0 0 5

If the number of ones in the 18-bit accumulator is odd, then the contents of the decision register is set to one. Otherwise, it is unchanged.

Registers altered: Decision register (conditionally)

Timing: 22 cycles

ROV

0 0 0 0 0 7

The contents of the overflow register are set to zero.

Registers altered: Overflow register

Timing: 3 cycles

CPD

0 0 0 0 1 7

The contents of the decision register are complemented.

Registers altered: Decision register

Timing: 3 cycles

SIO

0 0 0 0 2 0

The contents of the interrupt override register are set to one.

Registers altered: Interrupt override register

Timing: 3 cycles

TAZ


0 0 0 0 2 1

If the contents of the accumulator is equal to zero, then the contents of the decision register are set to one. Otherwise, it is unchanged.

Registers altered: Decision register (conditionally)

Timing: 4 cycles

RED



The contents of the decision register are reset to zero.

Registers altered: Decision register

Timing: 3 cycles

RIO

0	0	0	0	2	4

The contents of the interrupt override register are reset to zero.

Registers altered: Interrupt override register

Timing: 3 cycles

TIX

0 0	0	0	1	1
100	, v	· ·	4.	-

The contents of the decision register is reset to zero. Then the contents of the index register are tested for zero. If it is non-zero, the contents of the decision register are set to one and the contents of the index register are incremented by one. If the contents of the index register are zero, the decision and index registers remain unchanged.

Registers altered: Decision register

Index register (conditionally)

Timing: 6 cycles

TIE

0 0 0 0 1 5

The contents of the decision register are reset to zero. Then the contents of the extended accumulator are tested for zero. If it is non-zero, the contents of the decision register are set to one and the contents of the extended accumulator is incremented by one. If the contents of the extended accumulator are zero, the decision register and extended accumulator remain unchanged.

Registers altered: Decision register

Extended accumulator (conditionally)

Timing: 6 cycles

TXLE

2 2 address

If the contents of the index register are less than or equal to the contents of storage at the effective address, then the contents of the decision register are set to one. Otherwise, it is unchanged.

Registers altered: Decision register (conditionally)

Timing: 4 cycles

TAL

2 6 address

If the contents of the accumulator are less than the contents of storage

at the effective address, then the content of the decision register is set to one. Otherwise, it is unchanged.

Registers altered: Decision register (conditional...)

Timing: 4 cycles

TAE

4 6 address

If the contents of the accumulator are equal to the contents of storage at the effective address then the contents of the decision register are set to one. Otherwise it is unchanged.

Registers altered: Decision register (conditionally)

Timing: 4 cycles

TAG

6 6 address

If the contents of the accumulator are greater than the contents of storage at the effective address, the contents of the decision register are set to one. Otherwise, it is unchanged.

Registers altered: Decision register (conditionally)

Timing: 4 cycles

AOP INSTRUCTION SET

Ordered by Operation Code

Op Code	Mnemonic	Cycle Time*	Description
000000	HLT	3	Halt
000001	TOV	3	Test overflow register
000002	NOP	3	No operation
000003	TAP	3	Test accumulator positive
000004	NEG	6	Two's complement accumulator
000005	TOP	22	Test accumulator for odd parity
000006	ADC	4	Add carry to accumulator
000007	ROV	3	Reset overflow register
000010	CMP	6	One's complement accumulator
000011	TIX	6	Test index for zero and increment
000012	LDP	3	Load page register from accumulator
000013	LDD	3	DSH left 1 bit then load decision register into LSB of EA
000014	NORM	4**	Normalize accumulator and extension
000015	TIE	6	Test extension for zero and increment
000016	EXIT	36	Cause exit interrupt
000017	CPD	3	Complement decision register
000020	SIO	3	Set interrupt override
000021	TAZ	4	Test accumulator for zero
000022	FLP	3	Reverse accumulator
000023	RED	3	Reset decision register
000024	RIO	3	Reset interrupt override
000025	ACX	8	Exchange accumulator and index
000026	AEA	8	Exchange accumulator and extension
000027	EAX	8	Exchange extension and index
		*	
02	ADX	4	Add memory to index
04	ADD	4	Add memory to accumulator
06	BRM	8	Branch and mark place
10	STE	6	Stora extension
12	LDI	6	Load accumulator indirect
14	SHF	5**	Arithmetic shift accumulator
16	CPT	6	Output
20	LDA	4	Load accumulator
22	TXLE	4	Test index less than or equal to memory
24	SUB	4	Subtract memory from accumulator
26	TAL	4	Test accumulator less than memory
30	ETR	4	Logical AND accumulator with memory
32	STI	8	Store accumulator indirect
34	CYC	5**	Cyclic shift accumulator
36	DSH	5**	Arithmetic shift accumulator and extension
40	LDL	4	Load accumulator with effective address
42	BRC	4	Branch conditionally
44	MUL	32**	Multiply accumulator by memory
46	TAE	4	Test accumulator equal to memory
50	MRG	4	Logical OR accumulator with memory
52	LDE	4	Load extension
54	LDX	4	Load index
56	DCY	5**	Cyclic shift accumulator and extension
60	STA	6	Store accumulator
62	BRU	4	Branch unconditionally
64	DIV	58	Divide accumulator and extension by memory
66	TAG	4	Test accumulator greater than memory
70	EOR	4	Exclusive OR accumulator with memory
72	TIN	22	Restore status registers from memory
74	STX	6	Store index
76	IPF	6	Input to the second of the sec

^{*}Add 2 cycles for indexing. One CPU cycle is nominally one microsecond.

**Add 1 cycle for each place shifted.

***Average

Alphabetically Ordered by Mnemonics

Mnemonic	,	Op Code	Су	cle Time	×	Description	
ACX		000025		8		Exchange accumulator and index	
ADC		000026		4		Add carry to accumulator	
ADD		04		4		Add memory to accumulator	
ADX		02		Ã		Add memory to index	
AEA		000026		8		Exchange accumulator and extension	
BRC		42		4			
BRM		06		8		Branch conditionally	
BRU		62		4		Branch and mark place	
7 1 2						Branch unconditionally	
CMP		000010		6		One's complement accumulator	
CPD		000017		3		Complement decision register	
CYC		34		5**		Cyclic shift accumulator	
DCY		56		5**		Cyclic shift accumulator and extension	
DIV		64		58		Divide accumulator and extension by memory	
DSH		36		5**		Arithmetic shift accumulator and extension	
EAX		000027		8		Exchange extension and index	
EOR		70		4		Exclusive OR accumulator with memory	
ETR		30		4		Logical AND accumulator with memory	
EXIT		000016		36		Cause Exit interrupt	
FLP		000022		3		Reverse accumulator	
HLT		000000		3		Halt	
IPF		76		6		Input	
LDA		20		4		Load accumulator	
LDD		000013		3		DSH left 1 bit then load decision register into 1	LSB of EA
LDE		52		4		Load extension	
LDI		12		6		Load accumulator indirect	
LDL		40		4		Load accumulator with effective address	
LDP		000012		3		Load page register from accumulator	
LDX		54		4		Load index	
MRG		50		4		Logical OR accumulator with memory	
MUL		44		32***		Multiply accumulator by memory	
NEG	4	000004		6		Two's complement accumulator	
NOP		000002		3		No operation	
NORM		000014		4**		Normalize accumulator and extension	
OPT		16		6		Output	
RED		000023		3		Reset decision register	
RIO		000024		3		Reset interrupt override	
ROV		000007		3		Reset overflow register	
SHF		14		5**		Arithmetic shift accumulator	
SIO		000020		3		Set interrupt override	
STA		60		6		Store accumulator	
STE		10		6		Store extension	
STI		32		8		Store accumulator indirect	
STX		74		6		Store index	
SUB		24		4		Subtract memory from accumulator	
TAE		46		4		Test accumulator equal to memory	
TAG		66		4		Test accumulator greater than memory	
TAL		26		4		Test accumulator less than memory	
TAP		000003		3		Test accumulator positive	
TAZ		000001		.4		Test accumulator for zero	
TIE		000021		6		Test extension for zero and increment	
TIN		72		22		Load status registers from memory	
TIX		000011		6		Test index for zero and increment	
TOP		000011		22		Test accumulator for odd parity	
TOV		000001		3		Test overflow register	
TXLE		22		4		Test index less than or equal to memory	
		~~		. 78		rest index tess than or equal to memory	

^{*}Add 2 cycles for indexing. One CPU cycle is nominally one microsecond.

**Add 1 cycle for each place shifted.

***Average

APPENDIX B

AOP SUPPORT SOFTWARE DEMONSTRATION PROGRAM

The AOP Simulator is a complete simulation of all AOP features designed to permit rapid debugging in a complex environment. Extensive timing features are provided. To more fully explain the capabilities of the simulator, a special program was written to demonstrate some of these features. This program has the following characteristics:

- (1) A 300 cycle clock interrupt begins at 100 cycles. A clock interrupt routine is set up to stop the program after 9 interrupts. Using the pseudo-console, the clock count can be reset and the run continued for an arbitrary number of clock interrupts.
- (2) At 150 cycles the first channel 1 cycle steal I/O operation is performed.

 I/O requests will continue on this channel at the rate of one each 150 cycles. A block length of 3 words and a buffer of the same length are maintained.
- (3) The first block length = 0 interrupt occurs at 450 cycles. The interrupt service routine re-establishes the block length and buffer address words. It then calls a worker whose only function is to sum the words input to the buffer.

The remainder of this appendix refers to the listing in this appendix.

On the first page of the listing, the executive routine containing the clock and cycle steal interrupt handling routines is assembled using the; ASSEMBLE DEMO control card. First the interrupt locations for interrupts 1, 2, 15 and 16 are set up and then the cycle steal I/O control words for channel 1. Next comes the code for the clock interrupt handler followed by the Block Length (BL) = 0 interrupt handler, the background loop, and the storage protect interrupt handler. The channel 1 ASR control words, clock, and channel 1 buffer are set up in the program's relocatable data area.

The second page of the listing shows the assembly of a worker routine and its subroutine. The subroutine calling sequence conventions have been followed. In addition, an argument list address is passed in the index register.

Page 3 and 4 of the listing show the results of loading these three programs while a complete simulator run follows. Note that the pseudo-console was used to set the IOR to 0 and later, when the storage protect violation occurred, to reset the storage limit register and continue the run. A close examination of this example will reveal several AOP characteristics.

Refer to the sample output (page 9 of the listing) showing the simulation of a portion of the demonstration program. Line 1 shows a background job which consists of one instruction branching unconditionally to itself. The address of the instruction is in the IC column, the branch address in the [EAD] column.

At line 11 a clock interrupt has occurred (the I column contains the octal number of the interrupt currently being serviced). Before the clock routine can complete there is a cycle steal I/O request on channel 1 at 450 cycles simulated time, as indicated at line 13. Note the BRC instruction following line 3. This instruction normally completes in 4 cycles but subtracting completion times in the TIME column shows that 448-462 = 14 cycles were required because of cycle steal I/O interference. Also note in the ISR column of this line that a block length = 0 interrupt was generated by the cycle steal operation (ISR = 000002) and that further activity on this channel is suppressed (ASR = 000002). Since all interrupts are locked out (LSR = 177777) when the clock interrupt occurs, the block length = 0 interrupt is not honored until the clock interrupt routine terminates at line 17. The TIN instruction restores the AOP status prior to the clock interrupt. The block length = 0 interrupt routine gains control immediately at line 18. This routine takes action to enable further cycle steal I/O and transfers at line 23 to a worker routine which will attempt to add up the numbers (1, 2 and 3) input over channel 1. However, before the worker can fetch the first data item from the buffer, a cycle steal operation occurs (line 26) and replaces the contents of the first word of the buffer with a 4. Thus the value fetched by line 27 (see [EAD] column) is a 4 and this is placed in the accumulator instead of the desired 1. Such timing errors are made readily apparent to the programmer. As the program continues, an attempt is made to store the resultant sum at line 38. However, the storage limit register was not set up to allow the worker access

to this location (SLR = 002040) so a storage protect interrupt (ISR = 100000) is generated causing the program to halt at line 39.

As the example shows, completeness of simulation and easy debugging are prime features of the simulator. Flexible facilities for dumping and tracing the progress of the simulation are provided. The example used here resulted from a complete octal trace. A pseudo-console facility is available which allows the user to fix up errors in his simulated program as they are detected, without the necessity of reloading or reassembling, just as though he were debugging at an AOP console. The error which caused the termination in the example was handled in this way and the simulation successfully continued. Any size AOP memory can be simulated.

3 ASSEMBLE DEMO

```
ASSEMBLER FOR THE ONBOARD PROCESSOR
                                                     5(0)
   1.
   2.
                                                      AORG 0.14
                                                      037037
                     0 000016
                                  037037
   3.
                     0 000017
                                  000006
                                                      0+CHPGM
                                                      AORG 0.20
                                                      0177777
                     0 000024
                                  177777
                                                      AURG 0.22
                     0 000026
                                  001001
                                                      001001
                                  000000
                                                      O+CLOCK
                     0 000027
                                                      AORG 0.0177
  10.
                                  000016
                                                      O+SPROTECT
  11.
                     0 000177
                                                      AORG 0.0206
  12.
                     0 000205
                                  002040
                                                      02040
  13.
                                                      O+WORKER
  14.
                      900207
                                  000000
        U
                                                      AORG 0.07742
  15.
  15.
                     0 007742
                                  000003
                                                     CHIBL 3
                                                     CHIADR O.BUF
  17.
                     0 007743
                                  000003
                                                      RORG 0.0
  18.
  19.
                                                     5(1)
                      000000 54 0 0000
                                                     CLOCK LDX CLK
  20.
                                                      TIX
                                  000011
  21.
                       000001
                                                      BRC (GOON)
  22.
                       000002 42 0 0014
                                                      HLT
  23.
                       000003
                                  000000
                                                     GOON STX CLK
  24.
                       000004 74 0 0000
                       000005 72 0 0006
                                                      TIN (16)
  25.
                                                     CHPGM LDA (3)
                       000006 20 0 0007
  26.
                                                      STA CHIBL
  27.
                       Q00007 6Q Q
                                    7742
                                                      LDA (BUF)
  28.
                       000010 20 0 0010
  29.
                                                      STA CHIADR
                       000011 60 0 7743
                       000012 16 0 0001
                                                      OPT CHIASR
  30.
                                  000016
                                                      EXIT
                       000013
  31.
                       000014 72 0 0011
                                                      TIN (8)
  32.
                                                     TIGHT BRU TIGHT
                       000015 62 0 0013
  33.
                                                     SPROTECT HET
                       000016
                                  000000
  34.
                                                      TIN (0170)
                       000017 72 0 0012
  35.
                                                     5(0)
  36.
                                                     CLK -9
  37.
                                  777767
                      000000
                      000001
                                  000002
                                                     CHIASR 2
                     0
  38.
                                  000002
                     0
                       000002
                                                      2
  39.
                                                     BUF* RES 3
                       000003
  40.
                                                      END
  41.
                                  000006 000020
                     0
                     0
                                  000007 000003
                     0
                                  000010 000003
                                  000011 000010
                     0
                                  C00012 000170
                     n
                                  000013 000015
                     0
                     0
                                  000014 000004
```

END OF LISTING.

1 LINES FLAGGED.

& ASSEMBLE WORKER

ASSEMBLER FOR	R THE	ONBOARD	PROC	ESSOR		
1.						\$(0)
2. U		0 00000	00	000000		B O+BUF
3.		0 0000		000002		ARGLST O+SUM
4.		0 0000		+		SUM RES 1
5. U		0 0000		000000		SUB O+WORKERS
6.		0 0000	-	000000		CALLER 0+B
7.						\$(1)
8.		1 00000	00. 32	0 0005		WORKER+ LDE (-1)
) .		1 00000		0 0000		LDX B
10.		1 0000		1 0000		LDA. O
11.		1 0000		000011		LOOP TIX
12.		1 00000	1 1981	1 0000		ADD. O
13.		1 0000		000015		TIE
14.		1 0000		0 0010		BRC (LOOP)
15.		1 0000				STA SUM
16.		1 0000				LDE CALLER
17.		1 0000				LDX (ARGLST)
18.		1 0000		0 0003		LDA SUB
19.		1 0000		000012		LDP
20. U		1 0000				BRM WORKERS
21.		1 0000		000012		LDP
22.		1 0000		0 0007		TIN (0200)
23.						END
		0		000005	777777	
		0 0			000001	
		0		000007	000200	
eri Territoria		0			000003	

END OF LISTING. 3 LINES FLAGGED. 3 ASSEMBLE WORKERS

ASSEMBLER FOR THE ONBOARD PROCESSOR

7000	Immediate a new little	0110-0110			
1.					S (0)
2.		0 000000	The state of the s		WORKERS* RES 1
3.		0 000001	000000		O+START
4.		0 000002			SAVEP RES 1
5.		0 000003			ARG RES 1
6.	5 100 100	0 000004			SUMW RES 1
7.					\$(1)
8.		1 000000	10 0 0002		START STE SAVEP
9		1 000001	21 1 0000		LDA. D
10.		1 000002	60 0 0003		STA ARG
11.		1 000003	12 0 0003		LDI ARG
12.		1 000004	60 0 0004		STA SUMM
13		1 000005	20 0 0002		LDA SAVEP
14-		1 000006	62 0 0000	The second section of the section of the second section of the section of the second section of the secti	BRU WORKERS
15					END

END OF LISTING. 8 LINES FLAGGED.

& LOAD DENO

LOADER FOR ON-BOARD PROCESSOR SOFTWARE

PREAMBLE VALUES FOR DEMO	
DATA LENGTH	13
CODE LENGTH	16
PRESET LOCATIONS	13
LITERALS	5
INDIRECT ADDRESSES	2
EXTERNAL DEFINITIONS	1
UNDEFINED SYMBOLS	ī
NOUNS	10

EXTERNAL DEFINITIONS BUF

PREAMBLE VALUES FOR WORKER	
DATA LENGTH	9
CODE LENGTH	15
PRESET LOCATIONS	4
LITERALS	3
INDIRECT ADDRESSES	1
EXTERNAL DEFINITIONS	ī
UNDEFINED SYMBOLS	,
NOUNS	7

EXTERNAL DEFINITIONS WORKER

PREAMBL	E VALUES F	OR WORKER	\$
DATA	LENGTH		5
CODE	LENGTH		7
PRESE	T LOCATION	15	1
LITER	ALS		0
INDIR	ECT ADDRES	SES	Ō
	NAL DEFINI		Ī
	INED SYMBO		0
NOUNS			5

EXTERNAL DEFINITIONS WORKERS

CORE LIMITS
PATA 000210-000601 / CODE 004000-004045
STARTING ADDRESS 004000
HINIHUM ABSOLUTE ADDRESS 000016
HAXIHUM ABSOLUTE ADDRESS 007742

CORE ALLOCATION

DEMO

DATA 000210-000224 Code 004000-004017

UBRKER

DATA 000400-000410 Code 004020-004036

UORKERS

DATA 000600-000601 CODE 004037-004045

END OF ALLOCATION

- ; SIMULATE DEMO
- ; TRACE OCTALLY

では、「一般のでは、「一般のでは、「一般のでは、「ないないない。」というでは、「ないないないない。」というでは、「ないないないないないないないない。」というできます。「ないないないないないないないない

- S DUMP OCTALLY AT HALT
- ; INTERRUPT 2 EVERY 300 HICROSECONDS STARTING AT 100 HICROSECONDS
- : MAXIMUM TIME IS 4 MILLISECONDS
- ; INITIATE CHANNEL 1 AT 150 HICROSECONDS
- ; DATA FOR INPUT DEVICE 1
- 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 \$
- ON-BOARD PROCESSOR SIMULATOR

2	INST	DPERAND	(EAD)) AC	EA	1006	[3][P INDEX	X EAD	SLR	TIME	I LSR	188	ASR
004015 TIGHT	S BRU	TIGHT	004015	5 000000	000000 0	1000	620223	00 000000	0 000223	000000	•	000000	C00000	000000
004015 T1GHT	S ARU	TIGHT	004015	5 000000	000000	0000	620223	000000 00	0 000223	000000	•	000000		000000
004015 TIGHT	5 BRU	TIGHT	004015	5 000000	000000 0	0000	620223	000000 00	0 000223	000000	7	000000		000000
004015 TIGHT		TIGHT	004015	5 000000	000000 0	0000	620223	00 000000	0 000223	000000	9	000000	C00000	000000
004015 TIGHT		TIGHT	004015	2 000000	000000 0	0000	620223	00 000000	0 000223	000000	20	000000	000000	000000
004015 TIGHT	S ARU	TIGHT	004015	2 000000	000000 0	0000	620223	00 000000	0 000223	000000	24	000000	C00000	000000
004015 TIGHT		TIGHT	004015	5 000000	000000	0000	620233	000000 00	0 000223	000000	28	000000	C00000	000000
004015 TIGHT	5 BRU	TIGHT	004015	2 000000	0000000	0000	620223 (00 000000	0 000223	000000	32	000000	200000	000000
004015 TIGHT	BRU BRU	TIGHT	004015	2 000000	0000000	0000	620223	00 000000	0 000223	000000	8	000000	C00000	000000
004015 TIGHT		TIGHT	004015	000000	0000000	0000	620223 (00 000000	0 000223	000000	40	000000	C00000	000000
004015 TIGHT		ТІСНТ	004015	000000	000000	0000	620223 (000000 00	0 000223	000000	4	000000) C00000	000000
004015 TIGHT		TIGHT	004015	000000	000000	0000	620223	0000000 00	0 000223	000000	4	000000	COCOGO	000000
004015 TIGHT		Tight	004015	000000	000000	0000	620223	000000 00	0 000223	000000	52	000000	000000	000000
004015 TIGHT		TIGHT	004015	000000	000000	0000	620223	000000 00	0 000223	000000	Şô	000000	000000	000000
004015 TIGHT		ТІСИТ	004015	000000	000000	0000	620223 0	000000 00	0 000223	000000	6 0	000000	0.000000	000000
004015 TIGHT	28	TIGHT	004015	000000	000000	0000	620223 0	00 000000	0 000223	000000	•	000000	0 000000	000000
004015 TIGHT		TIGHT	004015	000000	000000	0000	620223 0	00 000000	0 000223	000000	9	000000	0 000000	000000
004015 TIGHT	BRU U	Tight	004015	000000	000000	0000	620223 0	0000000 00	0 000223	000000	7.2	000000	0 000000	000000
004015 TIGHT		TIGHT	210+00	000000	000000	0000	620223 0	000000 00	0 000223	000000	20	000000	0 00000	000000
004015 TIGHT		ТІСНТ	004015	000000	000000	0000	620223 00	000000 0	0 000223	000000	n g	0000000	0 000000	000000
004015 TIGHT		TIGHT	004015	000000	000000	0000	620223 00	000000 0	0 000223	000000	•	000000	000003	000000
004015 TIGHT	98C	TIGHT	004015	000000	000000	0000	620223 00	000000	0 000223	000000	86	000000	000000	000000
004015 TIGHT	3 2 3	ТІСНТ	004015	000000	000000	0000	620223 00	000000	0 000223 (000000	7.6	0 000000	0 000000	000000
004015 TIGHT		Tigat	004015	000000	000000	0000	620223 00	000000	0 000223 (000000	8	0 000000	0 000000	000000
004015 TIGHT	ar U	TIGHT	004015	000000	000000	3000	620223 00	000000	0 000223	000000	100	0 000000	0 000000	000000

IC INST	OPERAND	AND	(EAD)	∀	EA	ICDO	[3]	P INDEX	×	EAD	SLR	TIME		LSR	ISR	ASR
004000 .t BX 004001 FIX 004002 RRC	CLX 699		777767 000000 004004	000000	000000	0000 0010 0000	540210 000011 420224	00 777767 00 777770 00 777770	000	000210 000000 000224	001001 001001 001001	144 140 150	02 17 02 17 02 17)	C00000 C0C000	000000
004 STX 005 TIN 015 HRU	TO 00000213 CLK TIGHT		AT 77770 000020 004015	000000	000000	0000	740210 720216 620223	00 77770 00 777770 00 777770	000	000210 000216 000223	001001 000000 000000	160 (186 (02 00 02 00 00	177777 000000 000000 000000	200000 200000 000000	000000
004015 BRU	TIGHT		004015	000000	000000	0000	620223 (00 777770	0	000223	000000	190	00	000000	000000	000000
004015 ARU	TIGHT		004015	000000	000000	0000	620223	77777 00	0	000223	000000	200	00	000000	000000	000000
004015 BRU	TIGHT		004015	000000	000000	0000	620223	077777 00	0	000223	000000	204	00	000000	C00000	000000
004015 9RU	TIGHT		004015	000000	000000	0000	620223 (77777 00	0	000223	000000	208	00	000000	000000	000000
004015 BRU	TIGHT		004015	000000	000000	0000	620223	077777 00	0	000223	000000	212	00	0,00000	000000	000000
004015 BRU	TIGHT		004015	000000	000000	0000	620223 (60 77777	0	000223	000000	210	00	000000	200000	000000
004015 BRU	TIGHT		004015	000000	000000	0000	620223 (077777 00	0	000223	000000	220	00	000000	000000	000000
004015 BRU	TIGHT		004015	000000	000000	0000	620223	77777 00	0	000223	000000	224	00	0 000000	200000	000000
004015 BRU	TIGHT		004015	000000	000000	0000	620223	77777 00	0	000223	000000	228	00	000000	000000	000000
004015 BRU	TIGHT		004015	000000	000000	0000	620223 (0777770	0	000223	000000	232	00	000000	500000	000000
004015 RRU	TIGHT		004015	000000	000000	0000	620223 (77777 00	0	000223	000000	230	00	000000	C02000	000000
004015 BRU	TIGHT		004015	000000	000000	0000	620223	77777 00	0	000223	000000	240	00	000000	200000	000000
004015 BRU	TIGHT		004015	000000	000000	0000	620223	00 777770	0	000223	000000	244	00	000000	CCC000	000000
004015 ARU	TIGHT		004015	000000	000000	0000	620223 (77777 00	0	000223	000000	248	00	0 000000	100000	000000
004015 BRU	TIGHT		004015	000000	000000	0000	620223 (77777 00	0 0	000223	000000	252	00	000000	200000	000000
004015 ARU	TIGHT		210400	000000	000000	0000	620223 (77777 00	0 0	000223	000000	250	00	000000	.00000	000000
004015 RRU	TIGHT		004015	000000	000000	0000	620223 (77777 00	0	000223	000000	260	00	000000	:00000	000000
004015 ARU	TIGHT		004015	000000	000000	0000	620223 (77777 00	0.	000223	000000	264	00	000000	:00000	000000
004015 ARU	ТІСНТ		004015	000000	000000	0000	620223 (77777 00	0	000223	000000	268	00	0 00000	CC0000	000000
004015 ARU	TIGHT		004015	000000	000000	0000	620223 (77777 00	0 0	000223	000000	27.2	00	0 00000	000000	000000
004015 ARU	TIGHT		004015	000000	000000	0000	620223 (00 777770	0	000223	000000	270	00	000000	200000	000000

ASR	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000
158	000000	C00000	000000	00000	000000	000000	000000	200000	000000	00000	00000	00000	00000	00000	cooono	00000	000000	00000	00000	00000	000000	CÜ0000	000000	000000
LSR	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000
=																						· ···· .	_	
TIME	280	284	286	292	296	300	31.	310	322	320	330	334	336	342	340	350	354	358	362	366	370	374	378	302
SLR	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000
EAD	000223	000223	000223	000223	000223	000223	000223	000223	000223	000223	000223	000223	000223	000223	000223	000223	000223	000223	000223	000223	000223	000223	000223	000227 000000
×	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	:O	0	0	0
INDEX	077770	077777	077777	777770	777770	777770	077777	777770	777770	777770	777770	077777	777770	777770	777770	777770	777770	777770	777770	77,7770	777770	077777	777770	777770
a .	8	00	00	00	00	8	8	00	00	00	00	00	00	00	00	0.0	00	00	00	00	00	8	00	00
[10]	620223	620223	620223	620223	620223	620223	620223	620223	620223	620223	620223	620223	620223	22223	620223	620223	620223	620223	620223	620223	620223	620223	620223	620223.00
1000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
E	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000
¥C	000000	000000	000000	000000	000000	000000	300	000000	000000	000000	000000 000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	00000 00000	000000	000000	000000
(EAD)	004015	310000	004015	004015	004015	004015	7 300 004015 0	004015	004015	210000	004015	004015	004015	004015	004015	004015	004015	204015	004015	004015	004015	004015	004015	004015
<u>.</u>							14 AT					1			···									
OPERAND	<u>-</u>	<u>_</u>	: =	<u> </u>	-	j	00000214 GHT	· -	_	, 	,	_	_	· <u>-</u> -	.	-	<u>, </u>		,	.	—	-	-	-
	TIGHT	TIGHT	TIGHT	TIGHT	TIGHT	TIGHT	5 T	TIGHT	TIGHT	TIGHT	TIGHT	TICHT	TIGHT	TIGHT	TIGHT	TIGHT	TIGHT	TIGHT	TIGHT	TIGHT	TIGHT	TICHT	TIGHT	ТІСНТ
INST	BRU	BRU	BRU	BRU	BRU	BRU	1 BRU	BRU	BRU	BRU	BRU	BRU	BRU	aRu	BRU	BRU	ARU	BRU	BRU	BRU	BRU	BRU	BRU	BRU U
	GHT 004015	004015	GHT 004015	004015	004015	6HT 004015 Cut	10 6N 004015	004015	004015	004015	004015	004015	004015	004015	004015	004015	651 004015 647	004015	004015	004015	004015	004015	004015	CH7
	TIGHT 004	700	T16HT	100	100	4001	CS 10	100 100	100		00.	700	000	700	700	700	000	000	200	000	700	000	000	100 H

10 1	INST	SPERAND	QN	(EAD)	Ů.	E	1000	1303	۵.	INDEX	×	EAD	SLR	TIME	-	LSR	ISR	ASR
004015	BRU	TIGHT		004015	000000	000000	0000	620223	00	077777	0	000223 (000000	386	0	000000	5 500000	000000
004015	BRU	TIGHT		004015	00 000000	000000	0000	620223	00	077777	0 0	000223 (000000	390	0	000000	cacaao	000000
004015	graU	TIGHT		004015	000000	000000	0000	620223	8	077777	0	000223 (000000	465	0	000000	000000	000000
004015	2 2	TIGHT		004015	000000	000000	0000	620223	00	077777	0	000223 (000000	398	0	000000	000000	000000
004015	BRU	TIGHT		004015	000000	000000	0000	620223	00	0777770	0	000223	000000	402	O	000000	, caaaaa	000000
	Z X	ರ		000000	000000	000000	0000	540210	60	777770	00	0000000	001001 001001	442	02 1	0 77777	000000	000000
004002	I TO	6 00000215 GBBN	215 AT	00400	450	000000	2000	420224	00	177777	0	000224 (001001	462 0	02 1	77777	000000	200000
	STX	CLX		172771	000000	000000	0000	740210	00	177771	0		001001			0 77777	000000	000002
004005	TIN			0000020	000000	000000	0000	720216	000	777771		000216 (000000		020	000000) 500000 C00000	003002
	STA.	CH18L		000003		000000	0000			777771	000		037037	536 0				000002
	STA	CHIADR		000213	000213	000000	0000	607743	3 8	77777	_		05/05/					000002
	PPT	CHIASR		000002		000000	0000			777771			037037	552 0				000000
004013	LDE	CALLED		777777	000213	777777	2000	520405	3 8	777771		000000	002040 002040		5 0 5 0	000000	000000	000000
	רםא.			00021	3 000213	777777	0000	540400	00	000213		000400	002040	009	0 1 0	0,00000	000000	000000
004022	- VOT			00000	9 00000	777777	0000	210000	00	000213	1	000213 (002040	616	010	000000	CCCCC	000000
	¥.			000000		77777	0010	10000		000214			002040				-1948	000000
004024	ABD			000002		777777	0010	050000		000214			0020.40					000000
004025	BRC BRC	1005		004023	900000	000000	0000	420410	90	000214		000000	002040	638 0	35	000000	000000	000000
																		•
004023	X E			000000	000000	000000	00100	0500011	000	000215		000000 (0u2040 0u2040	650 0	00	000000) cocooo	000000
	工匠			000000		000000	0000			000215	0		002040					ಾಯಾಂ
OO4026 STORAGE P	S BRC PROTE(LOOP ECT VIOLA	TION	004023 0 AT 004027	000011 00 27 000402	000000	0000	420410	00	000215		000410 (002040		010	0 000000	, сосооо	000000
004027	STA	SUM		000000	88	000000	0000 0000	600402 00000C	800	000215	00	000402	002040	705 1	010	000000	0 000001	000000

	000010 000000 000000 000000 004015 000000 303000 037037 004006 0000030 000000 000000 000000 000000 000000		000210 77771 000002 000002 000004 000002 000003 000024 000003 000230 000000 000000 000000 000000 000000 0000		624010 200220 6u7743 160211 000016 720221 623223 00000u 720222		000410 004023 000000 000000 000000 000000 000000 0000		004030 520404 540406 200403 000012 060600 303012 720407 100602		<u>ᲓᲠᲛᲛᲛᲛ ᲡᲥᲛᲛᲛᲛ ᲛᲛᲛᲚᲚ Მ</u> ᲛᲛᲛᲛᲛ ᲛᲛᲛᲛᲛᲛ ᲛᲛᲛᲛᲛᲛ Მ <mark>ᲛᲛᲛᲛᲛ Მ</mark>		004039 520404 540406 200403 000012 060600 303012 720407 100602 004050 000000 000000 000030 000000 000000 033000 000000		<u>000000 000000 000000 000000 000000 00000</u>		004050 000000 000000 000000 000000 000000 0000
INTERRUPT LOCATIONS	(2000) 000000 000000 000000 000000 000000 0000	DEMO [DATA] 000210-000224	000220 000213 000010 000170 004014 000000 000000 002040 004020 0000220 000213 000010 000170 004015 004004 000000 000000 000000	DEMB (CODE) 004000-004017	004000 540210 000011 420224 000000 740210 720216 200217 607742 C	UBRKER (DATA) 000400-000410	000400 000213 090402 000000 000600 000400 77777 000401 000200 0	UBRKER (CODE) 004020-004036	004020 520405 540400 210000 000011 050000 000015 420410 600402 0	UBRKERS [DATA] 000600-000601	000000 000000 004037 000000 000000 000000 000000 000000	UBRKERS (CODE) 004037-004045	004020 520405 540400 210000 000011 050000 000015 420410 600402 0	REMAINING CORE IN DATA REGION	000000 000000 000000 000000 000000 00000	REMAINING CORE IN CODE REGION	004040 210000 600603 1206n3 600604 200602 620600 000000 000000 000000 000000 000000 0000

RUNNING TIME = .001 SECS INSTRUCTIONS EXECUTED = 105

INST	COUNT	INST	COUNT	INST	COUNT
ADX	0	ADD	2	BRM	٥
STE	0	LDI	٥	SHF	Ö
OPT	1	LDA	3	TXLE	Ŏ
SUB	0	TAL	0	ETR	Ö
STI	0	CYC	Ō	DSH	Ŏ
LDL	C	BRC	4	MUL	ŏ
TAE	0	MRG	C	LDE	ĭ
LDX	3	DCY	. 0	STA	3
BRU	76	DIV	0	TAG	Ŏ
EOR	Ó	TIN	2	STX	2
IPF	0	HLT	1	TOV	0
NOP	C.	TAP	Ō	NEG	0
TOP	0	ADC	Ö	ROV	ŏ
CMP	0	TIX	4	LDP	Ŏ
LDD	0	NORM	0	TIE	2
EXIT	1	CPD	0	S10	ō
TAZ	0	FLP	0	RED	0
RIO	O	ACX	o ·	4EA	0
FAY	ñ			7 - 0	9

	00	0	0 0	<u>ت</u> د	0	0	0 0	0	٥	0	0	0.1	5 C			o 6	.	~	N	~	N (v c		0		.	. 0		0	0 4	5 C	0	0	0 6	-	0	0 6	
ASR		000000	000000	200000	000000	000000	000000	000000	000000	000000	000000	000000		000000		000000		000000	000005	00000	000002		000000	000000	. :	000000	000000) 	000000	000000		000000	000000	000000	00000	000000	000000	,,,,,
ISR	00000	C0C000	000000	00000	00000	00000	00000	000000	200000	00000	C00000	00000	70000	200000		C00000		000002.	C00000	00000	000000		00000	000000		00000	00000		00000	00000	20000	00000	000000	C00000	rnnnn	00000	000000	111111
LSR		177771	177777	000000			000000	000000	000000				000000			000000		000000						000000		77777	177777				000000				00000		000000	,
-	01.00	05	020	-		-	10	010	010				3 6			70				_		3 2					020				3 E			-	- -		10	
TIME	745	764	770	814	818	822	829 829	837	843	849	855	99	871	875		878	•	932	972	978	982	906	1030	1038	,	1088	1098	1	1104	1126	1136	1142	1148	1154	9011	1164	1170	
SLR	001001 001001	001001	001001	040002	200000	040002	040002	040005	040002	0.0002	040002	040002	040002	040002		040002		000000	937037	057037	057037	037.037	040002	040002	,	00100	00100		00100	040002	040002	040002	040002	040002	2000-0	040002	040002	
EAD	0000210	000224	000210				0000000	009000	000602	-		m .	00000			000000		000221	000217	007742	000220	000745	000000	000405		000210	0000224		000210	000210	000400			0 0			000215	
×		0	00				0 0	_	-		1 0) C			0 0) c		1 0			2 E2		0				•	0.0	5		2 2	
INDEX		277777	211111	777772	277772	-	000401	00040	000401	000401	000401	000401	0000	000401		000401		000401	000401	_		0.000	000401	000401			777773		77777	777773	000213	000214	00021	00021	7000	000215	000215	1
Q .	_	8	000				8 8		00				2 5			80		00				3 6					000				2 6				3		000	
(110)	540216	420254	740210	720222	520404	540406	200403	060600	100602	210000	600603	120503	2000004	620600		230000	10101	720221	200217	607742	200220	160211	000016	520405		540210	420224		740210	720216	21000	000011	020000	000015	420410	000011	050000	***
1000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000		0000		0000	200	0000	0000	0000	0000		0000	0000	• • • • • • • • • • • • • • • • • • • •	0000	0000)))	0000	0000		0010	00100	0000	0000	0010	0010)
E A	000000	000000	000000	000000	000400		000400	000400	000400	003400	000400	000400	000400	000400		000400	000	000400	000400	000400	000400	000400	000400	777777	J	2	777777		777777	77777	777777	777777	777777	000000	00000	000000	000000	3
¥C	0000011 0000011	000011	000011	000011	000011	000011	000000	009000	900600	000402	000405	000000	000000	000400		000400		000400	000000	200000	000213	000213	000213	000213	0	000213	000213		000213	000213	000213	00000	000014	000014	10000	900014	0000022	10000
(EAD)	772771 00 000000 00 750	004004	777772	000170	000400	000401	000000	004035	000400	000402	000405	000402	00000	004035		000000	900	0000010	000003	000000	000213	000613			1050		000000		777773	000020	000213	000000	000000	000000	004023	000000	900000	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
																	5								A 5													
OPERAND	0021				~			SS.		i 	j			S			0621					· ~		~	3021													
OPE	CLK 00000214	000y	CLK		CALLER	(SUB	VORKER	SAVEP		ARG	ARG	SAVED	VORKER			00006215			CHIBL		CHIACK CHIACK		3	00000213	כרצ	S000	: !	CLK	c	מ	57 <u>1</u>		6	1001			
INST	L T T T T T T T T T T T T T T T T T T T	BRC	STX	Z Z	LDE	רםא	LUA	BRM	STE	VQ.	STA	101	4 G	2		- II	1 TO	Z,	LDA	STA	107	1 L L L L L L L L L L L L L L L L L L L	EXIT		1 TO	LDX	BRC		STX	Z I	L DX	X	And	TIE	2	Τ̈́	ADD	į
								4																		_				_			-					
2	004000 004001 CS 16 6N	004002 GBBN	004004	004017	004030	004031	004033	00403	UORKERS DOAD37	004040	004041	004042	004043	004045	NORKERS	004035	S I B BN	\mathbf{c}	900700	004007	004010	004011	004013	004020	CS 10 0N	00400	004001	COON	004004	004005	004021	004023	00402	004025	004020	004023	004024	111

ASR	000000	000000	0000000	000002 000002 000002 000002 000002 000000	
			00000 8	NNOCOCOCO	
ISR	COOOOOO COOOOOO COOOOOOO	0000000 0000000 0000000 0000000 0000000	000000 0000000 0000000 0000000 0000000		0000000 0000000 0000000 0000000 0000000
LSR	000000 000000 000000 000000 000000	000000 000000 000000 000000 000000	000000 000000 000000 177777 177777	177777 000000 000000 000000 000000 000000	0000000 0000000 0000000 0000000 0000000
-	555555	111111	000000000000000000000000000000000000000	000000000000000000000000000000000000000	111111111111111111111111111111111111111
TIME	1180 1186 1190 1194 1198 1201	1224 1230 1236 1242 1242 1252	1259 1281 1363 1349 1363	1369 1391 1431 1437 1441 1453 1453 1469 1501	1517 1529 1529 1535 1539 1545 1557 1567 1567 1577 1577
SLR	040002 040002 040002 040002 040002 040002	040002 040002 040002 040002 040002 040002	040002 037037 000000 001001 001001	001001 000000 037037 037037 037037 037037 040002 040002	0400022 0400022 0400022 0400022 040002 040002 040002
EAD	000410 000402 000404 000406 000406 000403	000602 000603 000603 000603 000604 000602	000000 000407 000221 000210 000000	000210 000216 000217 007742 000720 000211 000200 000405	0000213 0000000 0000214 0000410 0000215 0000215 0000410 000404 000404
×	00000	0-00000	00000 0	000000000	
INDEX	000215 000215 000215 000401 000401	000040 000040 000040 000040 000040 00040	000401 000401 777773 777774	777774 777774 777774 777774 777774 777774 777774	000213 000214 000214 000214 000215 000215 000215 000215 000215
•	888888	222222	88888 8	000000000000000000000000000000000000000	000000000000000000000000000000000000000
LICI	420410 600402 520404 540406 200403 000012	100602 210000 600603 120603 600604 200602	000012 720407 720221 540210 000011	740210 740210 702021 607742 607742 607743 160221 160221 520405	210000 0000110 0000110 0000110 00001110 000001110 00001110 00001110 00001110 00001110 00001110 00001110 000001110 00001110 00001110 00001110 00001110 00001110 00001110 000001110 00001110 00001110 000001110 000001110 000001110 000001110 000001110 00000110 000000
ICDO	00000	000000000000000000000000000000000000000	00000 00000 00000 00000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
T	000000 000000 0000400 0000400 0000400	000400 000400 000400 000400 000400	000400 000400 0004400 0004400 000400	000400 000400 000400 000400 000400 000400 000400	777777 777777 777777 000000 000000 000000
¥C	00022 00022 00022 00022 00000 00000	000600 000402 0000402 000022 000022 000400	000400 000400 000400 000400	000400 0000400 000003 0000213 0000213 0000213	000012 000012 000022 000022 000033 000033 000033
(EAD)	004023 000022 000400 000400 000400 000600 000000	0000400 0004002 000402 000402 000020 000400	000000 000280 000010 772773 000000 135	777774 000002 000003 0000213 0000213 000002 77777	0000012 0000010 0000010 0000010 0000011 0000011 0000011 0000011 0000011 0000011 0000011 0000011
			→		
OPERAND	R 0021	ဗွ	0021	186 140R 145R 145R	
OPE	LEOF SUM CALLER SUB O OOOOO214	SAVEP ARG ARG SUMN SAVEP VORKERS	CLK B 00000215 G00N		אר פאר פאר פאר פאר פאר פאר פאר פאר פאר פ
INST	STA STA LUX LUX LUP 1 TO	STE LDA LDI LDA BRU	LUN LUX LIX L TO	STX LDA CLDA CDA CDA CDE CDE	
		V0-40040	N 0 4 0 → Z N		
2	004026 004027 004030 004031 004032 004033 004033	WORKERS 004037 004040 004041 004042 004043 004044	M4444404	600N 004004 004005 004007 004010 004011 004013 004013	

0000400 000400 0000 100662 00 000401 0 000600 040002 1596 01 000000 000000 000000 0000400 00000 240210 000401 1 000401 040002 1656 01 000000 000000 0000000 0000000 000000	10	OPERAND	CEAD1	AC 000600	EA.	1000	[[C] 000012 0	P INDEX	-	EAB	SLR 040002	0	1 LSR 1 000000	1SR 0 000000	ASR 000000
000402 000400 0000 100602 00 77777 0 000000 010000 100000 000000 000000 000000	UORKERS 004	8	035	009000	80	0000			010		040002	290 0			000000
0000402 000040 0000 340210 00 777775 0 0000210 011001 1648 02 177777 00000000000000000000000000000	۵	000	400 400 400		000	0000					040002	596	,		
000402 000400 0000 742024 00 777775 0 000210 041001 1668 02 177777 0000000 000002 0000000 0000000 0000000 000000			772774 0000000	00402	000400	0000			4 10	0000000	001001	648			000000
000402 000400 0000 120616 077775 0 000616 04002 1668 02 177777 000000 000402 000402 000402 000402 000402 000000 000000 000000 000000 000000 0000	G00N 004004	00		00402	00	0000	20224		0	000224	001001	662 0			000000
0000402 000400 0000 120603 00 777775 0 000653 040002 1708 1 000000 000000 000000 0000003 000003 000003 000000	CLK 777775	7777	22		000	0000					001001				000000
0000003 0000400 00000 200604 00 777775 0 000602 040002 1708 01 000000 000000 000000 000000 000000 0000		000	20			000					040002				
000400 000400 0000 200602 00 777775 0 000602 040002 1712 01 000000 000000 000000 0000400 0000400 000000	ARG 000402 SUMW 000033	0000	22			0000					040002	9 0			
000400 000400 0000 720407 00 777775 0 000000 040002 1719 01 000000 000000 000000 000000 000000 0000	R S	00040	300		004	0000					040002	2 9			000000
000400 000400 0000 620223 00 777775 0 000223 0 000000 1763 0 000000 0000000 0000000 0000400 0000400 00000 620223 00 777775 0 000223 0 000000 1763 0 000000 0000000 0000000 0000000 000000	OUUUU	00000	<u></u>		400			7	5		040002	719.0			000000
000400 000400 0000 62023 00 77775 0 000223 000000 1771 000000 000000 000000 000400 000400 00000 62023 00 77775 0 000223 000000 1771 000000 000000 000000 000000 000000 0000	000200	00020	9	000400	•				0		037037				000000
5 000400 000400 0000 620223 077775 0 000223 0u0000 1771 000000 000000 5 000400 000400 0000 620223 00 777775 0 000223 0u0000 1775 0 000000 1775 0 000000 0	TIGHT 004015	00401	O IO	000400	* *	0000	20223		5 0	000223	000000				
000400 000400 0000 620223 00 77775 0 000223 0 00000 0 00000 0	T1GHT 004015	00401	ı		*	0000	20223	777	75	000223	000000	1771	0000		
000400 000400 0000 620223 00 77775 0 000223 0u0000 1783 000000 000000 000400 000400 0000 620223 00 77775 0 000223 0u0000 1787 0 000000 000400 0000 620223 00 77775 0 000223 0u0000 1787 0 00000 000400 0000 620223 00 77775 0 000223 0u0000 1795 0 00000 000400 000400 0000 620223 00 77775 0 000223 0u0000 1795 0 00000 000400 000400 0000 620223 00 77775 0 000223 0u0000 1799 0 00000 000400 000400 0000 620223 00 77775 0 000223 0u0000 1799 0 000000 000400 000400 00000<	TIGHT 004015	00401	10		4	0000	20223		2	000223	000000	1775	00000		
000400 000400 0000 620223 00 777775 0 000223 0 000223 0 000020 1787 0 00000 0 00000 000400 000400 0000 620223 00 777775 0 000223 0 00000 1794 0 00000 0 00000 000400 000400 0000 620223 00 777775 0 000223 0 00000 1794 0 00000 0 00000 000400 000400 0000 620223 00 777775 0 000223 0 00000 1794 0 00000 0 00000 000400 000400 0000 620223 00 777775 0 000223 0 00000 1799 0 00000 0 00000 000400 000400 0000 620223 00 777775 0 000223 0 00000 1799 0 00000 0 00000 000400 000400 0000 620223 00 777775 0 000223 0 00000 1813 0 00000 0 00000 000213 000400 0000 620223 00 777775 0 000223 0 00000<	TIGHT 004015	00401	10		4	0000	20223	777	75	000223	000000	1779	00000		000000
0000400 0000 620223 00 77775 0 000223 0 000020 0 000000 0	TIGHT 004015	00401	ıo		000400	0000			0	000223	200000	1783	00000		000000
000400 000400 0000 620223 00 77775 0 000223 0 000000 1795 0	TIGHT 004015	00401	10		400	0000	20223		2	000223	000000	1787	00000	00000	000000
000400 000400 0000 620223 00077775 0000223 0000223 0000223 000000 1795 000000 000000 000000 00000 <th>T1GHT 004015</th> <th>00401</th> <td>10</td> <td></td> <td>**</td> <td>0000</td> <td>20223</td> <td>111</td> <td></td> <td>000223</td> <td>000000</td> <td>1791</td> <td>0000</td> <td>00000</td> <td>000000</td>	T1GHT 004015	00401	10		**	0000	20223	111		000223	000000	1791	0000	00000	000000
601 3000400 0000 620223 00 77775 0 000223 0 000223 0 000223 0 000223 0 000020 0 00000	TIGHT 004015	00401	S	000400	400	0000	20223	11	15	000223	000000	1795	00000		
601 500 501 500 <th>TIGHT 004015</th> <th>00401</th> <td>lO.</td> <td>000400</td> <td>4</td> <td>0000</td> <td>20223</td> <td>111</td> <td>10</td> <td>000223</td> <td>000000</td> <td>79</td> <td>00000</td> <td></td> <td></td>	TIGHT 004015	00401	lO.	000400	4	0000	20223	111	10	000223	000000	79	00000		
3 000003 000400 00000 200217 00 777775 0 000217 0.57037 1853 01 000000 00000 3 000003 000400 0000 607742 00 77775 0 007742 0.57037 1865 01 000000 00000 3 000213 000400 0000 200220 00 777775 0 0007743 0.57037 1869 01 000000 000000 2 000213 000400 0000 607743 00 777775 0 0007743 0.57037 1869 01 000000 000000 2 000213 000400 0000 160211 00 777775 0 0000211 0.57037 1875 01 000000 000000 0 000213 77777 0000 520405 00 777775 0 0000405 040002 1914 01 000000 000000 950 0000213 77777 0000 520405 00 777775 0 0000405 040002 1919 01 000000 000000	00060215 AT 180 TIGHT 004015	0040	2 C	000400	4	0000	20223			000223	000000		00000	00000	200000
	CHIBL 000003 000213 CHIADR 000213 CHIASR 000002 CALLER 77777			00003 00013 00213 00213 00213 00213	000000000000000000000000000000000000000				000000	000217 007742 000220 007743 000211 000000	0.57037 0.57037 0.57037 0.57037 0.57037 0.40062	853 865 865 865 911 911			0000005 0000005 0000000 0000000 0000000

ASR	000000			0000000	000000 000000 000000 000000	
ISR	000000 000000 0000000	CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC			C000000 C000000 C000000	
LSR	777771 777771 777771	177777 000000 000000 000000 000000 000000		0000000 0000000 0000000 0000000 0000000	000000 000000 000000 000000	000000 000000 177777 177777 177777
7	02 02	000000000000000000000000000000000000000	5555555555	10 00 00 00 00 00 00 00 00 00 00 00 00 0	000	02 02 02
TIME	1968 1974 1978	2010 2010 2010 2010 2022 2022 2028 2028	2050 2050 2050 2050 2050 2050 2070 2078 2081	2095 2101 2117 2123 2129 2133 2137	2140 2162 2184 2188 2192	2196 2200 2240 2246 2250 2250
SLR	001001 001001 001001	040002 040002 040002 040002 040002 040002	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	040002 040002 040002 040002 040002	040002 057037 000000 000000	0000000 0000000 001001 001001
EAD	000210 000000 000224	000210 000216 000400 000213 000000 0000214 0000000	00000 00000 00004 00004 00004 00004 00004 00000	000602 000401 000603 000603 000602	000000 000407 000221 000223	000223 000223 000210 000000 000224
×	N 0 0	-		0- 00000	0000 0	
INDEX) 777775) 777776) 777776	777776 777776 9 000213 9 000214 9 000214		000401 000401 000401 000401 000401	000401 000401 000401 000401	000401 000401 777776 777777 177777
a.	000	000000000000000000000000000000000000000		00 00 00 00 00 00 00 00 00 00 00 00 00	00000	000000000000000000000000000000000000000
[3[]	540210 000011 420224	740210 720216 540400 210000 000011 050000	20 41 10 10 10 10 10 10 10 10 10 10 10 10 10	100602 210000 600603 120603 600604 200602 620600	000012 720407 720221 620223	620223 620223 540210 000011 420224
1000	0000 0010 0000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	00000	00000	0000
EA	717171 717171 717171	777777	00000000000000000000000000000000000000	0000400 000400 000400 000400 000400	000400 000400 000400 000400	000400 000400 000400 000400
¥C	000213 000213 000213	000213 000213 000213 000015 000015 000030		00600 60402 00044 00044 000400	000400 000400 000400 000400	
[EAD]	777775 000000 004004	777776 000020 0000213 000015 0000000 0000013		2101 2101 000402 000402 0000402 000044 0000400 000400	000000 000200 000010 004015 004015	004015 000400 004015 000400 77777 000400 000000 000400 004004 000400
				*		.
AND				7		1215
OPERAND	CLK	S B	LOOP SUM CALLER SUB WORKERS	SAVEP 00000214 ARG ARG SUMW SAVEP WØRKERS	T16HT	TICHT TICHT CLK G00N
INST	LDX		ADD STA CLDE CLDE CLDA	STE LDA 1 TO STA STA LD1 BTA BRU	HIIN HIIN BRU	BRU BRU TIX BRC 1. TO
1 21	4000 4001 4002	004005 004005 004005 004022 004023		FOXHUM40	004035 004036 004014 004015 11GHT 004015	004015 6HT 004015 004000 004000 004000 004000
		6		3	5 7 7	F F 50

ASR	00000 000000 000000 000000 000000 000000	000000 000000 000000 000000	0000000	000000 000000 000000 000000 000000	0000000	0000000
ISR	000000 000000 000000 000000 000000 00000	000000 0000000 0000000 0000000		000000 000000 000000 000000 000000	0000000	2000000 0000000 0000000 0000000 0000000 0000
LSR		000000 000000 000000 000000	000000 0000000 0000000 0000000 0000000 0000	000000 000000 000000 177777 177777	177777 000000 000000 000000 000000	0000000
	000000000000000000000000000000000000000	00000	222222222	00 00 00 00 00 00 00 00 00 00 00 00 00	001000000000000000000000000000000000000	000
TIME	2288 2328 2338 2338 2344 2398 2398 2398	2412 2418 2424 2434 2430	2446 2452 2452 2456 2466 2470 2474 2477 2477	2491 2497 2503 2543 2549 2549 2563	2569 2591 2597 2603 2607 2611	2614 2636 2658 2662 2662 2666
SLR	000000 057037 057037 057037 057037 057037 05002	040002 040002 040002 040002 040002	00002	040002 040002 040002 001001 001001	040002 040002 040002 040002 040002	040002 037037 000000 000000 000000
EAD.	000216 000217 007742 000220 007743 000221 000000 000000	000213 000000 000214 000000	0000000 000215 000000 000410 000404 000404 0000406 000000	550602 000401 000603 0000210 000000	000210 000216 000503 000604 000602	000000 000407 000221 000223 000223
×	37777	40400	0-0000000	0 0 0 0 0	000000	0000 0 0
INDEX	77777 77777 77777 77777 77777 77777 7777		000215 000215 000215 000215 000215 000401 000401	000401 000401 000401 77777 000000	000000 000000 000000 000000	000000
۵.	888888888	2000	888888888	88888	888888	
[3]	720216 200217 607742 200220 607743 160211 000016 520405	210000 000011 050000 000015 420410	000011 050000 000015 420410 600402 520404 540406 540403 000012	100602 210000 600603 540210 000011	740210 720216 120603 600604 200602	0000012 720407 720221 620223 620223
ICDO		0000 0010 0010 0010 0000	000000000000000000000000000000000000000	00000 00000 00000 00000 0000	000000	00000
EA	000400 000400 000400 000400 000400 000400 77777	777777 777777 777777 0000000	000000000000000000000000000000000000000	0000400 000400 000400 000400 000400	0000400 000400 000400 000400 000400	0000400 0000400 0000400 0000400 0000400
Ą	000400 000003 000003 000213 000213 000213 000213	000020 000020 000036 000036 000036	00000000000000000000000000000000000000	000600 000402 000402 000402 000402 51	000402 000402 000055 000055 000400	000400 000400 000400 000400 000400
(EAD)	000000000000000000000000000000000000000	000000 0 000000 0 000000 0 000016 0 000000 0	000000 0000017 0000000 000400 000600 000600	000402 000402 000402 77777 000000 000000 004004 004004	000000 000020 000402 000055 000400	000000 000010 000010 004015 004015
		*		4		
QNY2		1	£ 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	00.51		
OPERAND	± 55 5 m	16 00000213	LOOR SUN CALLER SUB WORKER	SAVEP ARG CLK TB 00000214 GBBN	CLK ARG SUMU SAVEP WORKERS	T16HT T16HT T16HT
INST	Z < < < < - H W X	L DA Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	TIX TIE LDX LDX RRH	STE LDA STA LDX TIX 1 T	STX LDI STA BRU	S S S S S S S S S S S S S S S S S S S
			N400V0-0N94		400040	n o 4 ro ro
2	000000000000000000000000000000000000000	- 00 0 0 0 P	004023 004025 004025 004025 004030 004031 004033	00000-03	004005 004005 004042 004043	004015 004014 004014 004015 116HT 004015
		ر ا		S		

	<u>0</u>	0	õ	0	0	<u>o</u>	0	Ñ	Ø 0	<u>2</u> .	N 0	2	200
ASK	000000	000000	000000	000000	000000	000000	000000	000005	000000		000000	000000	000000
ISR	000000	000000	000000	000000	Cocooo	00000	C00000	200000	C00000 C00000	00000	00000 000000	CCCCCC	CCCCCC CCCCCC CCCCCC
LSR	000000	000000	000000	000000	000000	000000	000000	000000	000000	00000	000000	000000	77777
	. پ					J	J		010		10	10	222
TIME	2674	2678	2682	2686	2690	2694	2698	2712	2752 2758	2762	2774	2810	2868 2874 2878
SLR	000000	000000	000000	000000	000000	000000	000000	000000	057037	037037	037037	040002	001001 001001 001001
EAD	000223	000223	000223	000223	000223	000223	000223	000223	000217 (0007743 (0000000	000210
×	0	0	0	0	0	0	0	0	00	0	0	00	000
P INDEX	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000
a. .	00	00 \$	00	00	00 \$	00 \$	90	00	800	00 0	000	000	000
1101	620223	620223	620223	62023	620223	620223	620223	620223	200217	200220	160211	000016 520405	540210 000011 420224
ICDO	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
EA	000400	000400	000400	000400	000400	000400	000400	000400	000400	000400	000400	000400	777777
Ϋ́C			0	0	000400			000400	000003	000213	000213	000213	50 000213 000213 000213
(EAD)	004015 000400	004015 000400	004015 00040	004015 00040	004015 00040	004015 000400	004015 000400	2705	000003 000003		0000213		285 000000 000000 004004
O N.								0215 AT					¥
OPERAND	TIGHT	TIGHT	TIGHT	TIGHT	TIGHT	TIGHT	TIGHT	CS 10 0N 1 TO 0000215 AT 004015 BRU TIGHT	CH18L		CHIADR	$\tilde{\mathbf{c}}$	00000213 CLK G00N
Teal	8 8.0	BRU	BRU	9 RU	BRU	9RU	D 86	1 TO	LDA		STA	EXIT LDE	L DX TIX TIX BRC
IC INST	TIGHT 004015 BRU	004015 BRU	11571 004015 BRU	004015 BRU	116HT 004015 BRU	004015 BRU	004015 BRU TIGHT	CS 10 0N 004015	900	004010	004011	004013	CS IO ON 004000 004001 004002

0 000000 0u0000 000000 004015 000000 003000 037037 004006 10 000000 0u0000 000000 000000 000000 000000	o occoco ouccos coccos coccos coccis coscs coccs cocco coccos coc	0 200220 6u7743 160211 000016 720221 623223 00000U 720228	o co4023 uuccas caccas coccos coccos soscos coccos coccos) 520404 540406 200403 000012 060600 003012 720407 1 ₀ 060 2	000000 000000 000000 000000 000000 00000	520404 540406 200403 000012 060600 303012 720407 100602 0 000000 000000 600600 000000 000000 303000 00000U 000000	000000 n000000 0000000 000000 000000 000000	000000 000000 000000 000000 000000 00000
000010 000030 000170 000210	000210	004010	000410	004030	0000610	004030 004050	0000610	004050
000000 000000 000000 000000 000000 00000	000200 000000 000000 037037 004014 000000 000000 040002 004020 000220 000213 000010 000170 004015 004004 000000 000000 000000 000000 000000	004000 540210 000011 420224 000000 740210 720216 200217 607742 UBRKER (DATA) 000400-000410	000400 009213 000402 000055 000600 000400 77777 000401 000200 u0RKER [C0DE] 004020-004036	004020 520405 540400 216000 060011 050000 000015 420410 600402 UORKERS [DATA] 000600-000601	000600 004035 004037 0004n0 000402 000055 000000 000000 000000 ugrkers [CODE] 004037-004045	004020 520405 540400 210000 000011 050000 000015 420410 600402 004040 210000 600603 120603 600604 200602 620600 000000 000000 REMAINING CORE IN DATA REGION	000600 004035 004037 000400 000402 000055 000000 000000 000000 REMAINING CORE IN CODE REGION	004040 210000 600603 120603 600604 200602 620600 000000 000000 0007740 000000 000000 000000 000000 000000

INTERRUPT LOCATIONS

RUNNING TIME = .003 SECS INSTRUCTIONS EXECUTED = 324

INST	COUNT	INST	COUNT	INST	COUNT
ADX	0	AUD	10	BRM	5
STE	5	LDI	5	SHF	Ŏ
OPT	6	LDA	32	TXLE	Ö
SUB	0	TAL	0	ETR	o o
STI	Ü	CYC	Ö	DSH	ő
LDL	0	BRC	20	MUL	0
TAE	0	MRG	0	LDE	11
LDX	20	DCY	Õ	STA	27
BRU	106	DIV	ă	TAG	0
EOR	0	TIN	20	STX	9
IPF	Ō	HLT	2	TOV	0
NOP	Ō	TAP	Ō	NEG	
TOP	0	ADC	0	ROV	0
CMP	Ö	TIX	20		0
LDD	0	NORM	0	LDP	10
EXIT	6	CPD	. –	TIE	10
TAZ			0	SIO	0
RIO	0	FLP	0	RED	0
	0	ACX	0	AEA	0
EAX	- 0				

; PAUSE