APR 1976



# DEVELOPMENT AND FABRICATION OF IMPROVED SCHOTTKY POWER DIODES

by

### L.F. Cordes, M. Garfinkel, and E.A. Taft

GENERAL ELECTRIC COMPANY CORPORATE RESEARCH AND DEVELOPME

Schenectady, New York 12301

prepared for

### NATIONAL AERONAUTICS AND SPACE ADMINISTRATION

Lewis Research Center Cleveland, Ohio 44135

(NASA-CR-134925) DEVELOPMENT AND		N76-21391
FABRICATION OF IMPROVED SCHOTTKY POWER DIODES (General Electric Co.) 118 p HC \$5.50 CSCL 09	A G3/33	Unclas 21414

Contract NAS 3-16749

1. Report No. CR-134925	2. Government Access	ion No.	3 Recipient's Catalog	No.
4. Title and Subtitle DEVELOPMEN	and Subtrile DEVELOPMENT AND FABRICATION OF S Report Date November 1975			975
IMPROVED SCHOTTKY POWER DIODES       6. Performing Organization Code         Final Report on Phase III       6. Performing Organization Code				ation Code
7. Author(s)			8. Performing Organiza	ation Report No.
L.F. Cordes, M. Garfinke	I, and E.A.	Faft –	SRD-75-127	
9. Performing Organization Name and Address			$\overline{\mathbf{vos}}$ $A214$	
General Electric Company		- F	11. Contract or Grant	No.
Corporate Research and D	evelopment		NAS 3-16749	
12 Separating Agency Name and Address			13. Type of Report an	d Period Covered
NASA-Lewis Research Cen	ter	-	Contractor H	ceport
Cleveland, Ohio 44135			14. Sponsoring Agency	Code
<sup>15. Supplementary Notes</sup> Project Manager, Gale R. NASA-Lewis Research Cer Cleveland, Ohio 44135	Sundberg, Co iter	de 3351		
Cleveland, Ohio 44135 Cleveland, Ohio 44135 16. Abstract Reproducible methods for the fabrication of silicon Schottky diodes have been developed for tungsten, aluminum, conventional platinum silicide, and low temperature platinum silicide. Barrier heights and barrier lowering under reverse bias have been measured, permitting the accurate prediction of forward and reverse diode characteristics. Processing procedures have been developed that permit the fabrication of large area (~1 cm <sup>2</sup> ) mesa- geometry power Schottky diodes with forward and reverse characteristics that approach theoretical values. A theoretical analysis of the operation of bridge rectifier circuits has been performed, which indicates the ranges of frequency and voltage for which Schottky rectifiers are preferred to p-n junctions. Power Schottky rectifiers have been fabricated and tested for voltage ratings up to 140 volts.				des have de, and ering ediction res have esa- istics ation ranges to p-n d for
17. Key Words (Suggested by Author(s))		18. Distribution Statement		
Power Diodes Schottky Dowor Diodog	Power Diodes			hatin
Hot Carrier Diodes				
19. Security Classif, (of this report)	20. Security Classif. (o	f this page)	21. No. of Pages	22 Price*
Unclassified	Unclassi	fied	106	

•

۲

\* For sale by the National Technical Information Service, Springfield, Virginia 22161

### TABLE OF CONTENTS

Section		Page
	LIST OF ILLUSTRATIONS	v
	LIST OF TABLES	xii
1	INTRODUCTION AND SUMMARY	1
2	INTRODUCTORY TECHNICAL DISCUSSION	3
	<ul><li>2.1 General Characteristics of Schottky Diodes</li><li>2.2 Experimental Determination of Schottky</li></ul>	3
	Diode Parameters	5 6
	Performance2.5Effect of Silicon Properties on Schottky Diode	10
	Performance      2.6 New Barrier Materials	11 14
3	RECTIFICATION EFFICIENCY	15
	<ul> <li>3.1 General Considerations</li> <li>3.2 Schottky Diode Losses</li> <li>3.3 Low Frequency P-N Junction Losses</li> <li>3.4 Comparison of Schottky with P-N Junction Rectifiers</li> <li>3.5 P-N Junction Switching Losses</li> </ul>	15 17 22 25 26
4	ACQUISITION OF BARRIER DATA	38
	<ul> <li>4.1 Barrier Height and Quality</li></ul>	38 38 42 ··
5	DIODE DESIGN	52
	<ul> <li>5.1 Ideal Forward Specifications (Phase II Diode)</li> <li>5.2 Practical Forward Specifications (Phase III Diode)</li> <li>5.3 Reverse Specifications</li> </ul>	52 53 53
6	WAFER PROCESSING	56
1	<ul> <li>6.1 Epitaxial Growth</li></ul>	56 ; 56 , 56

.

.

## TABLE OF CONTENTS (CONT'D)

.

## Section

1

	<ul> <li>6.4 SiO<sub>2</sub> Deposition</li> <li>6.5 Getter Cycle.</li> <li>6.6 Mesa Definition</li> <li>6.7 Mesa Formation</li> <li>6.8 Passivation</li> <li>6.9 Mesa Strip</li> <li>6.10 Barrier Formation</li> <li>6.11 Aqua Regia Etch</li> <li>6.12 Final Metallization</li> <li>6.13 Cleave</li> <li>6.14 Assembly</li> <li>6.15 Capping</li> </ul>	56 59 59 60 62 69 69 69 69 69 76
7	RESULTS OBTAINED ON LARGE AREA DIODES	79
	<ul> <li>7.1 Reverse Bias – Yield and Quality</li> <li>7.2 Forward Characteristics</li> <li>7.3 Test Results</li> </ul>	79 91 96
8	REVERSE RECOVERY TIME	102
9	SUMMARY AND CONCLUSIONS	103
	<ul> <li>9.1 Barrier Fabrication</li> <li>9.2 Barrier Height Measurements</li> <li>9.3 Barrier Lowering</li> <li>9.4 Processing</li> <li>9.5 Practical Breakdown Values</li> <li>9.6 Effects of Assembly on Reverse Characteristics</li> <li>9.7 Diode Resistance</li> <li>9.8 Effects of Assembly on Forward Characteristics</li> <li>9.9 Applications Areas</li> </ul>	103 103 103 103 103 103 104 104 104
10	REFERENCES	105

.

.

### LIST OF ILLUSTRATIONS

Figure	•	Page
1	Metal-semiconductor interface before and after contact formation	. 3
2	Voltage variation of depletion width and avalanche breakdown voltage for ideal planar step junction	. 6
3.	The effects of junction curvature upon avalanche breakdown voltage	. 7
4	Idealized simple planar Schottky diode structure	. 8
5	Schottky diode with p-n junction guard ring	. 8
- 6	Schottky diode with beveled oxide to reduce field concentration	. 9
7	Schottky diode with both p+ guard ring and edge beveling	. 9
8	Mesa Schottky diode	. 10
9	Barrier heights of W, Al, conventionally formed Pt-Si and "low temperature" Pt-Si for major n-Si crystallographic orientations	<b>.</b> · 14
10	Full wave full bridge and center tapped half bridge rectifier circuits	. 16
11	Normalized power loss for Schottky half bridge. Power dissipation per diode is $25 \text{ W/cm}^2$	. 18
12	Normalized power loss for Schottky half bridge. Power dissipation per diode is $100 \text{ W/cm}^2$	. 19
<b>1</b> 3	Normalized power loss for Schottky full bridge. Power dissipation per diode is $25 \text{ W/cm}^2$	. 20
14	Normalized power loss for Schottky full bridge. Power dissipation per diode is $100 \text{ W/cm}^2$ .	. 21
<b>15</b>	Current density for optimized Schottky diodes at 25 and 200 W/cm <sup>2</sup> dissipation $\dots$	. 22
16	Voltage drop across conductivity modulated n layer	. 23

•

.

•

.

# LIST OF ILLUSTRATIONS (CONT'D)

	Figure		Page
	17	Lifetime required to reduce "ohmic" drop in p+ n n+ structures below 4 mv	24
	18	Comparison of the half bridge circuit losses for optimized Schottky barrier rectifiers with those of fully conductivity modulated p-n junctions. The upper and lower curves correspond to 200 W/cm <sup>2</sup> and 25 W/cm <sup>2</sup> dissipation respectively	25
	19	Comparison of the full bridge circuit losses for optimized Schottky barrier rectifiers with those of fully conductivity modulated p-n junctions. The upper and lower curves correspond to 200 W/cm <sup>2</sup> and 25 W/cm <sup>2</sup> respectively	26
	20	Normalized power loss for 10 and 50 volt rectifiers circuits as a function of junction dissipation	27
	21	Ratio of the useful power delivered to the load by a Schottky rectifier bridge to that delivered by a junction rectifier bridge. (a) half bridge; (b) full bridge	28
	- 22	Simple rectifier circuit	29
	23	Time evolution of the injected plasma in the n region of the $p+n$ n+ junction rectifier for the case of long lifetime. The densities have all been normalized to the average forward value, $J_F \tau/q$ . The left-right asymmetry is due to the difference in the electron and hole mobilities	30 <sub>.</sub>
	<b>24</b> .	Time evolution of plasma density for short lifetime $(\tau = .0625 \tau_{\min})$ . The effects of recombination are much more evident in this case	31
	25	Decay of normalized total injected charge	31
•	26	Various components to junction diode losses expressed as voltages. The switching losses are calculated at $10^{6}$ Hz for diodes of various voltage ratings. One may obtain the "drop" appropriate to any other frequency, f, simply by multiplying the curves given by $10^{-6}$ f.	32
	27	Variation in p-n junction full bridge loss vs. diode lifetime	34

.

Figure		Page
28	P-N junction rectifier lifetime which minimizes total power dissipation as a function of frequency for various voltage ratings	34
29	Frequency variation of bridge losses for p-n junction half bridge. Diodes operated at 25 W/cm <sup>2</sup> dissipation $\dots$	35
30	Frequency variation of bridge losses for p-n junction half bridge. Diodes operated at 200 W/cm <sup>2</sup> dissipation	35
31	Frequency variation of bridge losses for p-n junction full bridge. Diodes operated at 25 W/cm <sup>2</sup> dissipation $\ldots$	'36
32	Frequency variation of bridge losses for p-n junction full bridge. Diodes operated at 200 W/cm <sup>2</sup> dissipation $\ldots$	. 36
33	Preferred regions of operation for p-n junction and Schottky diode half bridge circuits	37
34	Preferred region of operation for p-n junction and Schottky diode full bridge circuits	37
35	Forward bias current-voltage characteristics of "low temperature" Pt-Si on the three major crystallographic faces of silicon. The effects of crystal faces upon barrier height are evident	39
<sup>´</sup> 36	Histogram showing distribution of forward voltages corresponding to a current density of $10^{-3}$ A/cm <sup>2</sup> for all the diodes on a 1 1/4" wafer	41
37	Variation of $\mathcal{E}_{m}$ , the maximum electric field of a reverse biased Schottky diode, with reverse bias. The curve is obtained by stepwise integration of the capacity-voltage data	43
38	Typical set of data used to determine the effects of reverse bias upon barrier height	<b>4</b> 6
<b>39</b>	Typical plot of log $(J_r/T^2)$ vs. $T^{-1}$ used to verify the assumption that the measured values of $J_r$ , the reverse current, are indeed thermionic. The data for this curve are the same as those of Figure 38 at reverse bias corresponding to $E_{max} = 1 \times 10^5$ volt/cm	47

.

Figure		Page
40	Variation of log $(J_r/T^2)$ vs. T <sup>-1</sup> for three different values of reverse bias $(\mathcal{E}_m)$ .	47
41	Reverse bias lowering of the tungsten barrier on $<100>$ silicon at $110^{\circ}C$	48
42	Reverse bias lowering of the tungsten barrier upon $<111>$ Si at $120^{\circ}C$	48
43	Reverse bias lowering of the aluminum barrier upon $<100>$ Si at $110^{\circ}C$	49
44	Reverse bias lowering of the Al barrier upon <111>Si at 120°C	49
45	Reverse bias lowering of the aluminum barrier upon $<110>$ Si at $110^{\circ}C$	50
46	Reverse bias lowering of the low temperature Pt-Si barrier upon $<100>$ Si at 95 <sup>o</sup> C	50
47	Reverse bias lowering of the low temperature Pt-Si barrier upon <111>Si at 130°C for two different resistivity substrates	<sup>.</sup> 51
48	Ideal design curves for a 25 A mesa Schottky diode for both 100 and 200 volt breakdown. It is assumed that avalanche breakdown will occur at the theoretical maximum, the microplasma free bulk avalanche value	52
49	Practical design curves for a 50 A 100 volt, mesa Schottky diode. Values of f, the fraction of the theoretically maximum voltage that is achieved, down to 0.5 are shown	54
50	Product of junction depth and sheet resistance for several different gettering conditions	58
51	Temperature-time profile of slow cool cycle	59
52	Histograms showing the distribution of reverse breakdown voltages for arsenic and phosphorus doped epitaxy for a variety of oxidation cycles	61

GENERAL 🍘 ELECTRIC

.

.

Figure		Pa	ge
53	Current-voltage characteristic of a diode exhibiting a getter-induced ohmic barrier shunt	63	3
54	Idealized model of barrier shunt	63	3
55	Comparison of two diodes showing the effects of mesa etching	65	5
56	Histogram of breakdown voltage showing the effects of slow cooling and mesa etching	66	3
57	Distribution of breakdown voltages for 1.3 $\Omega$ -cm material	67	7
58	Histograms showing the effects of gettering upon the distribution of breakdown voltages	67	7
59	Comparison of the reverse leakage currents for two halves of a single wafer. One half was mesa etched prior to barrier formation and the second half was unetched. The diode area is $0.6 \text{ cm}^2$	68	3
60	Schematic view of diode assembly	7(	)
61	Comparison of diode reverse characteristics before and after final assembly	72	2
· 62	Current-voltage characteristics for representative samples from wafers OC7-OC11. Both polarities of current flow are shown	74	1
63	Reverse I-V characteristics of a Phase III, 100 volt diode at various stages of its fabrication	77	7·
64 -	Reverse characteristics illustrating soft characteristics and excess leakage at low voltage	8(	C
65	Spatial distribution of reverse diode characteristics for a wafer from one of the early lots	81	1
66	Reverse bias characteristic at 107 <sup>0</sup> C for the leaky diode of Figure 34(b). The leakage current is essentially unchanged from its room temperature value	82	i

# LIST OF ILLUSTRATIONS (CONT'D)

Figure	· · · ·	Page
67	Wafer maps of reverse diode characteristics for a typical wafer and for the best wafer from the later lots	82
68	Distribution of breakdown voltages for wafers processed in a disciplined manner	84
69	Comparison of actual measured diode breakdown voltages with theoretical maxima for Phase II diodes	85
70	Comparison of measured breakdown voltages with the theoretical maxima for Phase III diodes	85 <sub>.</sub>
71 ·	Carrier concentration vs. distance into the epitaxial region obtained from differentiation of capacity-voltage data	86
72	Variation of $\varepsilon_{m}$ , the electric field at the metal-semi- conductor interface, with reverse bias	86
, 73	Comparison of room' temperature leakage of a leaky diode with that at $125^{\circ}C$	88
74	Room temperature and 125 <sup>0</sup> C reverse characteristics for a nearly ideal diode	89
75	Photomicrographs of various crystalline defects that do not contribute leakage current	90
, 76	Wafer map of reverse diode characteristics for wafer 17-1 and photomicrographs of gross defects in shorted diodes	92
77	Forward bias I-V characteristics for relatively heavily doped diode 2-15-3	93
<b>7</b> 8	Forward I-V characteristics of two diodes demonstrating the effects of extra series resistance	93
79	Distribution of normalized resistance for finally assembled Phase III diodes	94
80	Distribution of "n" values	96

.

Figure		Page
81	Barrier heights for assembled diodes before and after capping	100.
82	Thermal impedance for finished Phase III diodes	100
83	Distribution of barrier heights obtained with 0.6 $\mathrm{cm}^2$ diodes	101
84	Variation of barrier height across the wafer	101
85	Reverse recovery after 60 A/cm <sup>2</sup> forward current pulse	102

# LIST OF TABLES

Table		Page
I	Material parameters for silicon Schottky diodes :	17
п	Barrier heights, n values, and forward drop range for several contact systems	40
ш	Barrier height and reverse thermionic current at $100^{\circ}C$ and junction field of 3 x $10^5$ v/cm	55.
VI	Passivation process variations	60
v	Assembly results	75
VI	Resistance of mounted diodes	95
VII	Electrical characteristics of Phase II delivered diodes	97
VIII	Electrical characteristics of Phase III delivered diodes	, 99
	•	

.

#### Section 1

#### INTRODUCTION AND SUMMARY

Schottky diodes have long been attractive for high power applications by virtue of their reduced power loss in forward conduction and their rapid recovery time compared with p-n junction rectifiers. These virtues are balanced by the disadvantages of greater reverse leakage current, lower reverse bias breakdown voltage, and far greater variability in electrical characteristics due to processing problems. Severe compromises must thus be made in balancing forward drop against reverse leakage current and voltage. The dominant material parameter determining both forward drop and reverse leakages is  $\phi_{\mathbf{b}}$ , the metal-silicon Schottky barrier height. Notwithstanding this, reliable data for the barrier heights of various metals against silicon, obtained from well characterized metal-silicon interfaces fabricated by a reproducible process, have not hitherto been available, with but a few exceptions. The basic data required to make the design compromises needed for optimum Schottky rectifier design have thus not been available. The reason for this is the same as for the variability in Si Schottky diode electrical characteristics – the great difficulty in removing the last fraction of a monolayer of native SiO<sub>2</sub> inevitably present upon a silicon surface and getting intimate, direct, contact between the barrier metal and the silicon.

A theoretical analysis of the efficiency of operation of p-n junction and Schottky rectifier bridges has been performed. This study indicates that for full bridge operation at low frequencies Schottky power rectifiers are preferred over p-n junctions for bridge ratings up to 100-200 volts. High frequency operation extends the voltage range where Schottkys are preferred.

Phase I of the present effort comprised the acquisition of the barrier data and processing parameters required to design the diode of the contract specifications. Phases II and III were concerned with the actual fabrication and testing of devices built applying the technology and following the design of Phase I.

Our efforts were focused upon the contract specification goals. In Phase II these were (a) reverse D.C. blocking capability of 200 volts, (b) 0.6 volt max forward drop at 25 amp forward D.C. current, (c) maximum reverse leakage of 50 ma at  $100^{\circ}$ C, and (d) 50 nsec reverse recovery time. The Phase III goals were (a) reverse D.C. blocking capability of 100 volts, (b) 0.6 volt max forward drop at 50 amp forward current, (c) max reverse leakage of 5 ma at  $100^{\circ}$ C, and (d) 50 nsec reverse recovery time.

We have developed reproducible methods for the fabrication of Schottky diodes for the metals tungsten, aluminum, conventional platinum-silicide and low temperature platinum-silicide. We have measured barrier heights and barrier lowering for these materials, thereby allowing us to predict accurately the reverse junction leakage and the ideal forward characteristics for any specific diode design. We have, further, developed a processing procedure which results in high-yield fabrication of large area mesa geometry Schottky diodes with reverse breakdown capability that is upwards of 50% of theoretical values. We have, in brief, generated the baseline data – ideal material parameters; processing sequences; and knowledge of practical limits – that are required for the design fabrication and assembly of high power-high voltage Schottky diodes.

We have successfully applied the procedures developed by this program to the fabrication of finished power mesa Schottky diodes. Twenty-six diodes substantially meeting Phase II goals and thirty-one diodes substantially meeting Phase II goals were delivered to NASA Lewis.

#### Section 2

#### INTRODUCTORY TECHNICAL DISCUSSION

#### 2.1 General Characteristics of Schottky Diodes

In order to provide a framework for discussion, it will be beneficial to consider some of the basic physics of metal-semiconductor contacts. Whenever a metal contacts silicon, a potential barrier is formed between the two. The situation for n-type Si is illustrated schematically in Figure 1. In the Schottky theory of barrier formation, (1, 2)

$$\phi_{\rm b} = \phi_{\rm m} - \chi_{\rm s} , \qquad (1)$$

where  $\phi_{\rm m}$  is the metallic work function and  $\chi_{\rm s}$  is the electron affinity of the Si. A second model of barrier formation, due to Bardeen, (3) gives

$$\phi_{\mathbf{b}} = \phi_{\mathbf{g}} - \phi_{\mathbf{o}} \quad , \tag{2}$$

where  $\phi_g$  is the Si energy gap and  $\phi_o$  is the energy of the highest filled surface state, measured with respect to the top of the valence band at the



Figure 1. Metal-semiconductor interface before and after contact formation

surface. Experimental data (4, 5) seem to indicate that the true barrier height lies somewhere between the values predicted by (1) and (2).

In general, the current-voltage characteristic of a Schottky diode is represented by

$$J = J_{s} \left[ \exp \left( \frac{e(V-IR)}{nkT} \right) -1 \right]$$
(3)

where V is the applied voltage, I is the total current, R is the sum of all series resistances in the device, n is a "slope" factor which indicates a deviation from "ideality" in a given device, and J<sub>S</sub> is the "saturated emission current" given by

$$J_{s} = A^{*} T^{2} \exp \left[ -\frac{e\phi_{b}}{kT} \right]$$
(4)

where A\* is the effective Richardson constant and  $\phi_b$  is the barrier height. Equations (3) and (4) assume that thermionic emission over the barrier is the dominant transport mechanism and the deviation of n from unity is a measure of the departure from this assumption. It is seen from (3) that large values of n will be responsible for excessive voltage drops in the forward direction, as well as large values of R.

Although (3) and (4) accurately describe most forward characteristics, reverse leakages in excess of that predicted by (3), i.e.,  $J > J_S$  are frequently observed, particularly at high values of reverse bias. This effect is due to three separate sources. The first of these sources is the presence of a generation-recombination current. The second contribution to the "excess" reverse leakage is due to an image lowering of the barrier at high fields<sup>(6)</sup>. The value of  $\phi_b$  used in (4) should be modified to  $\phi_b - \Delta_b$  where  $\Delta \phi_b$  is given by(7)

$$\Delta \phi_{\rm b} = \left(\frac{q \varepsilon_{\rm m}}{4\pi \epsilon_{\rm s}}\right)^{1/2} + \alpha \varepsilon_{\rm m} \tag{5}$$

where  $\varepsilon_{\rm m}$  is the maximum electric field existing at the metal-semiconductor interface,  $\epsilon_{\rm S}$  is the dielectric permittivity of the semiconductor, and  $\alpha$  is an empirical parameter. Unfortunately, the  $\alpha \varepsilon_{\rm m}$  term in (5) is not always negligible and therefore it is not possible to calculate the barrier lowering accurately. Since the "excess" device leakage current depends exponentially on  $\Delta \phi_{\rm b}$ , it becomes necessary to make a precise measurement of  $\Delta \phi_{\rm b}$  in order to specify the leakage current for a given device design. A third contribution to the "excess" reverse current may arise from surface leakage currents.

### 2.2 Experimental Determination of Schottky Diode Parameters

These preceding considerations show that the important parameters in Schottky diode design are  $\phi_b$ , n and if high reverse voltages (V<sub>r</sub>) are required, a knowledge of  $\Delta \phi(\tilde{V}_r)$  is also required. Of these, n is most easily obtained. From (3) it is seen that n can be obtained from the slope of a log J vs (V-IR) plot for  $eV > \sim 3nkT$ . J<sub>S</sub> can be obtained from the zero voltage intercept of the same plot, and can then be used to calculate  $\phi_{\rm b}$ , using (4). There may be some doubt as to the correct value of  $A^*$  to be used, (8, 9) but the value of  $\phi_{\mathbf{b}}$  determined in this manner is not particularly sensitive to the value of  $A^*$  used. A second method of determining  $\phi_b$  is from a measurement of depletion capacitance vs reverse bias. <sup>(10)</sup> This method also yields the value of  $N_d$  (or  $N_a$ ) the density of donors (acceptors) in the semiconductor. A final method of determining  $\phi_b$  is by photoemission over the barrier. (11) With this method, the interface is illuminated through the Si, and the zero current intercept of the extrapolated photocurrent (into the Si) vs photon energy plot gives the barrier height. Illumination through the Si is possible because the barrier heights are less than the band gap of Si. It is desirable to measure  $\phi_{\rm b}$  by several methods on the same device. Any significant variation in the value determined by the independent measurements is an indication of a faulty measurement, or the presence of complicating factors (such as a nonintimate metal-Si contact) in the interface regions. Whatever the cause of these complicating factors, the result is to produce an essentially noncharacterizable device and thus all measurements made on such a device are to be distrusted.

Of the three parameters discussed, the measurement of  $\Delta\phi_b(V_r)$  is by far the most difficult. It is possible to make photo-measurements as a function of reverse bias and thus obtain  $\Delta\phi_b(V_r)$ , but for large values of  $V_r$ , the presence of a large thermionic current over the barrier so dominates the photo current that even ac measurement techniques are often unreliable. The problem is further compounded if a measurement of  $\Delta\phi_b(V_r)$  is attempted at elevated temperatures.

A second method of obtaining  $\Delta \phi_{\rm b}(V_{\rm r})$  is to measure the reverse leakage current as a function of reverse bias. The "excess" leakage current can then be used to obtain  $\Delta \phi_{\rm b}$  using Equation (4). Although this is a relatively quick and simple measurement it is somewhat unreliable since the implicit assumption is made that all the reverse leakage current is due to thermionic current over the barrier. The presence of other contributions to the reverse leakage current will lead to erroneously high values of  $\Delta \phi_{\rm b}(V_{\rm r})$ .

A third method of determining  $\Delta \phi_b(V_r)$  involves measurement of the reverse leakage current  $(I_r)$  at a fixed value of reverse bias as a function of junction (contact) temperature. The slope of a plot of log  $I_r$  vs 1/T will then give  $\phi_b$  at the given value of reverse bias. A complete knowledge of  $\Delta \phi_b(V_r)$  requires measurement of  $I_r$  as a function of temperature at a series of

5

reverse bias values. Care must be taken to insure that the junction temperature is measured accurately. Once again the assumption is made that all of the reverse current is due to thermionic current over the barrier. However, with this method the validity of that assumption can be checked, since the presence of other contributions to the reverse current will in general produce a nonlinear log  $I_r$  vs 1/T plot. This can then be used as an indication that a false value of  $\Delta \phi_h$  has been measured.

#### 2.3 Reverse Breakdown Considerations

Under reverse bias conditions, the Schottky barrier supports the external voltage in a way quite similar to a p-n junction under similar conditions. In the underlying silicon, a depletion region is formed from which essentially all mobile charge is removed leaving the ionized impurities to create a space-charge region. The resulting electric field supports the applied voltage. The numerical values of resistivity and thickness of depletion layer encountered in Schottky rectifier design are quite comparable to those found in p-n junction rectifiers. Figure 2 illustrates the design of such blocking layers. (11) Here we have plotted a family of curves showing the relationship between resistivity and depletion layer thickness for various choices of breakdown voltage.



Figure 2. Voltage variation of depletion width and avalanche breakdown voltage for ideal planar step junction

Figure 2 applies for designs in which the depletion layer is considered to be plane parallel. If, however, the depletion layer takes the shape normally associated with a planar junction, then the curves of Figure 3 must be used. (12) Here we see that for a hemispherical approximation to a planar junction the curvature, because of the increased field intensity, causes the breakdown voltage for the junction to be lower than it would be otherwise. Theoretically, it is possible to make planar junctions of reasonable dimensions up to about 1000 volts breakdown. More frequently, one uses the planar technique for lower voltage applications.

The effect of junction or depletion layer curvature becomes increasingly significant as the radius of the curved portion becomes smaller, as Figure 3 illustrates. In Schottky barrier devices this difficulty becomes acute because the effective radius of the depletion layer near the edges of the Schottky metal layer becomes very small indeed. The electric field, therefore, is greatly enhanced and may exceed the avalanche field intensity of silicon (see Figure 4). This difficulty can be avoided by providing a diffused guard ring region under the periphery of the metal-semiconductor interface as is illustrated in Figure 5. In effect, a junction diode is placed in parallel with the Schottky diode. It does not contribute in any important way to forward conducting characteristics because the on-state voltage drop of the Schottky diode



Figure 3. The effects of junction curvature upon avalanche breakdown voltage



Figure 4. Idealized simple planar Schottky diode structure



Figure 5. Schottky diode with p-n junction guard ring

is less than that of the junction diode. In the reverse direction, however, this diffused region acts to increase the radius of curvature of the depletion layer at the place where, without its presence, the radius would be very small. A significant reduction in electric field is thus accomplished and the reverse characteristics of the diodes so made are considerably improved.

A similar effect can be obtained by use of the MOS effect as illustrated in the device of Figure 6. Here the oxide surrounding the metal-semiconductor contact is made of an appropriate thickness so that under reverse bias conditions inversion of the surface of the silicon can occur and the depletion layer is thus extended laterally beyond the region of Schottky action. By properly shaping the oxide near the edge of the contact, this action can spread the depletion layer across the surface much more rapidly than it spreads vertically away from the surface and low surface electric field can be maintained. This technique is difficult to implement in practice, however, because the detailed shape of the oxide edge at the boundary of the Schottky metallization is crucial.

Still another approach to reducing the surface field (13) of the edge of the Schottky junction is illustrated in Figure 7. This technique applies principally to power Schottky devices where the dimensions of the device permit beveling of the edge of the pellet without requiring a large increase in the



Figure 6. Schottky diode with beveled oxide to reduce field concentration



Figure 7. Schottky diode with both p+ guard ring and edge beveling

area of the silicon pellet. This technique is directly analogous to that used in many p-n junction diodes where reduced surface electric fields are provided by properly shaping the edge of the silicon pellet.

Yet another approach to reducing the surface field at the edge relies on forming the contact on a "mesa" as is shown in Figure 8. This method incorporates some of the features of the MOS technique and the beveling technique in a manner which offers great advantages in terms of device fabrication. The extension of the metallization over the oxide, combined with the "mesa" shape, results in the equipotentials in the Si being displaced away from metal-Si contact edge rather than "crowding" toward it as is the case illustrated in Figure 4. This results in a decrease rather than an enhancement of the electric field at the contact edge. It is true that the field is enhanced at the edge of the metallization, but this edge is over the oxide which is easily capable of supporting the increased electric field there. This technique has a further advantage over the guard ring approach in that it eliminates several process steps (cutting the guard ring in the oxide, diffusing the guard ring, and etching the Si to minimize the series drop as is discussed in Section 2.5.2).



Figure 8. Mesa Schottky diode

All of the above techniques, whether singly, or in combination, can be employed to minimize the concentration of electric fields at the perimeter of the Schottky metal-semiconductor interface region and thus provide suitable low current reverse blocking characteristics. The influence of surface impurities is also much reduced in this way.

It was our opinion at the outset of the contract effort that the mesa geometry represented the best approach to meeting the contract goals. Most important, this approach affords a way to fabricate a power Schottky diode with the minimum possible series resistance. The reason for this is that the breakdown voltage observed with this structure is that for a planar device. since the field is reduced rather than enhanced at the contact edges. Thus the required Si resistivity for a given breakdown voltage is the minimum possible value, and is determined solely by the required breakdown voltage, and not by the radius of curvature of the guard ring junction. In addition, the fact that there is no deep guard ring diffusion implies that the required thickness of the epitaxial layer is just equal to the depletion width at breakdown, as given by the curves in Figure 2. This means that the minimum possible epitaxial thickness can be employed, without using the acid etching technique to reduce thickness described by Heymann and Petruzella. (14) Since the series resistance of a Shottky diode is proportional to the product of the epitaxial thickness and resistivity, the mesa geometry offers the theoretical minimum series resistance for a given breakdown voltage, and presents the designer with the opportunity to achieve the nearest approach possible to ideal forward characteristics.

### 2.4 Effect of Barrier Height on Schottky Diode Performance

Most carefully done metal depositions on good quality, clean Si with proper contact geometry result in n values [in (3)] between 1.0 and 1.1, and thus n is not of primary importance in determining device performance. Because of the exponential dependence of  $J_S$  on  $\phi_b$ ,  $\phi_b$  is by far the most important factor in determining diode performance. This fact is evident from the results of Heymann and Petruzella, <sup>(14)</sup> who noted that with W-Si Schottky diodes ( $\phi_b \approx 0.67 \text{ eV}$ ), they could easily meet the required 25A at 0.5V forward condition (I > 30A at 0.5V was obtained) but failed to meet the 100 ma at 100V reverse leakage criterion at 100°C. They also noted that using conventional PtSi-Si Schottky diodes ( $\phi_b \approx 0.85 \text{ eV}$ ), they could easily meet the required reverse leakages at 100°C (I<sub>r</sub> < 0.4 ma was obtained) but that with these devices they experienced difficulty meeting the forward requirements. From these observations it is clear that the ideal device would employ a barrier intermediate to that of W and conventional PtSi. This would allow one to "trade" some of the "excess" forward current capability for reverse leakage at 100°C.

In concluding their report, Heymann and Petruzella<sup>(14)</sup> suggest that the limitation of the conventional PtSi-Si guard ring structure has been reached. They state that:

"A forward voltage drop of 0.5 V for a  $100^{\circ}\text{C}$  Schottky device with blocking capability of 100V or higher would always be a problem regardless of size due to the inherent high voltage of the barrier required. In the case of (conventional) platinum silicide, the barrier voltage is about 0.4 volt for a 100 volt device. When the voltage due to solders and contacts of about 0.1 volt is added, the desired limit of the forward voltage is reached without even considering the resistive drop in the silicon."

These considerations make it clear that a continuous range of  $\phi_b$  values between W (0.67 eV) and conventional PtSi (0.85 eV) would be desirable in order to provide for the optimum Schottky design over a wide range of reverse voltages and temperatures. Obviously such a continuous range is not physically possible, but our research at GE Corporate Research and Development has provided a number of acceptable contact materials and deposition processes which span this desired range and provide us with a unique capability for Schottky diode design and fabrication. These materials and processes are discussed in Sections 2.5.4 and 2.6.

#### 2.5 Effect of Silicon Properties on Schottky Diode Performance

#### 2.5.1 Effect of Minority Carrier Lifetime

Certain material properties which affect the forward voltage characteristics of conventional junction rectifiers have much less significance when considering design of Schottky devices. The minority carrier lifetime, for example, which affects the forward conducting voltage drop of a p-n junction diode due to its influence on the diffusion length of minority carriers, has relatively little effect on the forward characteristics of a Schottky diode. Of course, in the reverse blocking condition, since recombination centers act

11

as charge generation sites, one would expect similar behavior for both devices; that is, low lifetime material would cause increased space-charge generation current and thus a higher leakage current under reverse bias. But in the forward bias condition, since the Schottky diode is a majority carrier device, recombination and lifetime considerations need not be considered.

#### 2.5.2 Effect of Si Resistivity (doping density) and Carrier Mobility

To take the place of lifetime as a determining factor in the conducting voltage drop, one must take into account the series resistance of the silicon and other layers used in the device. Conductivity modulation plays an important role in p-n junction rectifiers in reducing the effective series resistance of the silicon layers present in the active areas of the device. In a Schottky diode, however, conductivity modulation plays practically no part. Therefore, a series resistance is encountered in the Schottky diode which may be a significant fraction of the total resistance of the active device. One cannot reduce the series resistance below a certain point, because this implies reducing the resistivity of the silicon under the barrier, and thus reducing the reverse breakdown capability of the device. On the other hand, if the resistivity of the silicon is higher than necessary, the series resistance will be unduly raised, and either the forward conducting drop will rise, or the area of the device would have to be increased to compensate.

One approach toward minimizing the series resistance of a power Shottky diode is that adopted by Heymann and Petruzella, (14) who used epitaxial material and then further thinned the high resistivity Si under the contact to provide a structure with minimum series resistance consistent with the required reverse breakdown specifications. Another approach is the mesa technique discussed in Section 2.3.

A second effect of Si resistivity on Schottky diode performance has already been discussed, in Section 2.3 (effect of  $\rho$  on the reverse breakdown). Two other possible effects of resistivity must also be considered. They are the effect of  $\rho$  on barrier height and the effect of  $\rho$  on the image lowering of the barrier under high reverse bias. A study has indicated that the barrier height in silicon is independent of doping density over the range 0.15 ohm-cm  $<\rho < 20$  ohm-cm. Since this range includes the resistivities normally employed in Schottky diode fabrication, we may conclude that  $\phi_b$  is independent of  $\rho$ . The dependence of  $\Delta \phi_b$  on  $\rho$  results from the dependence of  $\varepsilon_m$  (Equation 5) on  $\rho$ , and is of the form (7)  $\varepsilon_m \propto 1 \sqrt{N_d}$ .

The carrier mobility does not exert a direct influence on Schottky diode performance. However, it must be remembered that the mobility is a function of doping density, and therefore the usual studies which involve a variation of resistivity also include a variation of mobility as a result.

#### 2.5.3 Effect of Dislocation Density and Surface Defects

One effect of high dislocation density has already been discussed in Section 2.5.1. A second, more subtle, effect occurs when etch down processes are employed to minimize the series resistance. Preferential etching may occur at the site of a crystal defect, leading to a reduced epitaxial thickness at that point. A second effect of preferential etching is to create etch pits which give rise to high field points in reverse bias. Both of these effects can significantly reduce the reverse breakdown voltage of a given device. These considerations become more important for large area barriers.

#### 2.5.4 Si Orientation Effects

One area of possible importance which has received little attention is the effect of Si orientation on device performance. The orientation of Si used to fabricate the barrier might be expected to influence three diode parameters, all of which have an influence on  $J_s$ , as given by Equation (4); these are  $A^*$ ,  $\Delta\phi_b(V_r)$ , and  $\phi_b$  itself. Effects of orientations on  $A^*$  have been shown<sup>(8)</sup> to be small for Si [A\* varies by less than 5 percent from <100>to <111>] and since device characteristics are only weakly influenced by the value of A\* this effect is unimportant. Possible effects of orientation on  $\Delta\phi_b(V_r)$  would come through the  $\alpha \mathcal{E}_m$  term in (5). This term arises from "the presence of a bound charge distribution near the metal-semiconductor interface"(7) and thus might be sensitive to the detailed atomic arrangement of the Si at the interface.

Such effects are not well understood, and require careful study, because of the profound effect barrier lowering has on reverse leakage currents. Equally important is the effect of orientation on  $\phi_b$ , and the resultant effect on diode performance as discussed in Section 2.4.

Research previously done at GE Corporate Research and Development has indicated that an orientation effect on barrier height does exist and should prove valuable in the design of a wide range of Schottky devices. Our results for Al have been confirmed by Gutknecht and Strutt. <sup>(15)</sup> Preliminary data showing the barrier heights and orientation effects of the materials we have studied to date are shown in Figure 9. Figure 9 shows that use of the orientation effect enables us to choose the barrier material and Si orientation which results in the most nearly optimum diode design to meet the required specifications. In Figure 9 we have plotted two sets of data for PtSi, one labeled "conv." for PtSi contacts formed in a conventional manner, i.e., sputter-depositing 400Å of Pt onto Si, then heating the samples to  $600^{\circ}$ C for 20 minutes in a high purity argon atmosphere. The data labeled "low" refer to contacts formed by our low temperature process, described in Section 2.6.

The only barrier heights we have listed on Figure 9 are for those materials for which reliable processes for contact formation exist. We exclude from this list materials and processes which produce diodes with large n



Figure 9. Barrier heights of W, Al, conventionally formed Pt-Si and "low temperature" Pt-Si for major n-Si crystallographic orientations

values, or result in a large variation of barrier heights from device to device. The principal cause of this variation is the presence of a thin "native" oxide on Si.

#### 2.6 New Barrier Materials

A new technology which we feel provides a significant advantage is the ''low temperature'' PtSi-Si contact system which we have developed and which, when used in conjunction with the <111>Si orientation provides us with a material having a barrier height of 0.78 eV. Although we do not understand how this material is different from conventionally formed PtSi-Si contacts, we have shown that we can reproducibly form this new contact.

As discussed in Section 2.5.4 PtSi contacts are conventionally formed by sputter depositing Pt onto Si and then heating the wafer in an inert atmosphere to a temperature of approximately  $600^{\circ}$ C to allow the Pt to react with the Si. In our new process, we sputter deposit the Pt onto a heated Si wafer so that the reaction proceeds simultaneously with deposition. The normal thickness of the deposited Pt layer is  $400^{\circ}$ A.

Although this new material appears attractive because it offers a barrier height intermediate to that of W and conventional PtSi, two other important factors must be considered before we can accept it as a useful barrier material. The first question one must ask is how reproducibly can this material be formed, and the second is are the n values suitably low to yield high-quality Schottky diodes. Experimental data bearing on these two points will be presumed in Section 4.

#### Section 3

#### **RECTIFICATION EFFICIENCY**

#### 3.1 General Considerations

Schottky barrier diodes possess two basic physical properties which distinguish their electrical characteristics from those of p-n junctions. First, they are majority carrier devices where the current is almost exclusively due to majority carrier flow; and second,  $\phi_b$ , the diode barrier height, is smaller than the semiconductor band gap. Schottky barrier signal type diodes which take advantage of the inherent, high speed capability associated with the majority carrier nature of the device have been in use for many years in a wide variety of high speed applications. The second property, however, has been far less exploited. Schottky diodes which take explicit advantage of the reduced barrier height and thus reduced forward power dissipation, are not very common.

In this section we will investigate the rectification properties of Schottky diodes over a wide range of voltage ratings, power dissipation, and operating frequency. We will permit the barrier height to be variable in order to determine the optimum barrier height for each application. We will compare these results with those for corresponding p-n junction rectifiers in order to determine and specify, insofar as efficiency of power conversion is concerned, the range of frequency and voltage over which Schottky rectifiers and preferred to p-n junction rectifiers.

A normalized power loss, L, may be defined for any rectifier circuit by means of the equation

$$L = \frac{POWER DISSIPATED}{POWER DELIVERED TO LOAD}$$
(6)

For the case of the full bridge circuit with resistive load, Figure 10, L is given by

$$L = \frac{2 \left[ V_{F} I_{F} + (V - V_{F}) I_{R} \right]}{(I_{F} - I_{R}) (V - 2V_{F})}; \qquad (7)$$

where  $V_F$  is the total rectifier forward drop including any resistance drops, IF is the rectifier forward current at  $V_F$ , V is the bridge excitation voltage, and I<sub>R</sub> is the reverse leakage current on the rectifier. For the case of the full wave half bridge circuit, Figure 10, L takes the value

15

### REPRODUCIBILITY OF THE ORIGINAL PAGE 18 POOR

#### RECTIFICATION EFFICIENCY

NORMALIZED LOSS = POWER DELIVERED







Figure 10. Full wave full bridge and center tapped half bridge rectifier circuits

$$L = \frac{I_{F}V_{F} + I_{R}(2V - V_{F})}{(I_{F} - I_{R})(V - V_{F})}$$
(8)

where  $I_F$ , V, and  $V_F$  are as defined in (7). Both  $I_F$  and  $I_R$  are linear in A, the diode area, so Equations (7) and (8) may be written in terms of  $J_F$  and  $J_R$  the current densities. In general,

$$V_{F} = V_{i} + I_{F}R$$
(9)

where  $V_j$  is the rectifier barrier forward bias and R is the diode series resistance.

Minority carrier injection in p-n junction rectifiers modulates the bulk conductivity and the series resistance comprises that of the bulk material shunted by the conductance of the injected plasma. Schottky diodes, however, have little or no conductivity modulation so the inherent, built-in value of series resistance takes the value

$$R = \frac{\rho \ell}{A}$$
(10)

where A is the diode area and  $\rho$  and  $\ell$  are the resistivity and thickness of the silicon, respectively. They are chosen so as to minimize R while providing

enough total donor or acceptor atoms to support the depletion associated with the desired reverse breakdown voltage. (16) The thicknesses required for ratings up to several hundred volts are measured in microns. The appropriate practical structure is thus epitaxial.

#### 3.2 Schottky Diode Losses

The diode equation gives a relationship between the junction bias and the Schottky diode forward current density. We have

$$J_{F} = J_{R} \left[ \exp \frac{qV_{j}}{nkT} - 1 \right]$$
(11)

and

$$J_{R} = A^{*} T^{2} \exp - \left(\frac{q \phi_{b}}{kT}\right)$$
(12)

where A\* is the Richardson constant, n is the so-called "ideality factor",  $\phi_b$  is the Schottky barrier height, T is the absolute temperature and  $J_f$  and  $J_R$  are the forward and reverse current densities respectively. It has been shown previously<sup>(17)</sup> that Equations (11) and (12) accurately represent the actual diode characteristics of practical power devices over as many as 7 decades of current if (a) the n values are reasonable (less than approximately 1.1) and (b) the diode series resistance is taken into account. It is thus possible to calculate the normalized power loss for Schottky diodes designed to any given voltage rating comprising any desired barrier height.

We have carried out this calculation for both the half and full wave silicon Schottky rectifier bridges. The calculation covered the range of voltage designs up to 500 volts and included barrier heights up to 1 eV. In this calculation we have assumed that n = 1 and that the Richardson constant is  $120A/(cm^{-0}K)^2$ . The effects of barrier lowering, under reverse bias  $\Delta\phi_b$ , have also been included. The material parameters  $\rho$ ,  $\ell$  and  $\Delta\phi_b$  appropriate for several design voltages are listed in Table I.

TABLE 1	l
---------	---

#### MATERIAL PARAMETERS FOR SILICON SCHOTTKY DIODES

Reverse Capability V <sub>R</sub> (volts)	Resistivity p(ohm-cm)	Epitaxial Thickness l (micron)	$rac{\mathrm{Barrier}(18)}{\mathrm{Lowering}}$
10	.06	.26	.09
50	.44	2.1	.07
100	.93	4.8	• .07
300	4.0	18.0	.06



Figure 11. Normalized power loss for Schottky half bridge. Power dissipation per diode is 25 W/cm<sup>2</sup>.

The calculation proceeds as follows: First the power dissipation per unit area of diode and the voltage rating are specified. The junction bias  $V_j$  in Equations (9) and (11) is varied for each value of  $_b$  in order to determine the unique set of values for  $V_j$ , J<sub>F</sub>, and J<sub>R</sub> which will satisfy the dissipation criterion. L is then simply calculated from either Equation (7) or (8).

Typical results presented in the form of the variation of L with  $\phi_b$  for fixed power dissipation and reverse voltage rating are shown in Figures 11, 12, 13, and 14. Figures 11 and 12 give half bridge results for dissipation densities of 25 and 100 W/cm<sup>2</sup> at both 300<sup>o</sup>K and 400<sup>o</sup>K for several voltage ratings and Figures 13 and 14 contain the corresponding results for the full bridge. The bridge excitation waveform used in the calculation is that of a square wave of amplitude V in order to simplify the calculation with a unique voltage value.



Figure 12. Normalized power loss for Schottky half bridge. Power dissipation per diode is 100 W/cm<sup>2</sup>.

All the curves are qualitatively similar. Regardless of power dissipation, voltage rating, or temperature, the normalized power loss initially decreases rapidly as the Schottky barrier height increases, passes through a minimum and then shows a somewhat slower increase with  $\phi_b$ . The reasons for this behavior are quite straightforward. At low barrier heights the reverse current,  $J_r$ , is large and the reverse losses,  $VJ_r$ , dominate. As  $\phi_b$  increases,  $J_r$  falls rapidly permitting  $J_F$  and  $V_F$  to increase while maintaining constant dissipation. This increase in the forward loss,  $J_FV_F$ , coupled with the decrease in reverse loss makes for the minimum in L and is the cause for the slow rise in L beyond the minimum. The minimum is shifted to higher values of  $\phi_b$  as the temperature increased due to the increase in diode leakage with temperature.

The results of Figures 11, 12, 13, and 14 show that there is an optimum barrier height for which the normalized power loss is a minimum; i.e., for which the Schottky diode is most efficient as a rectifier. Below this value



Figure 13. Normalized power loss for Schottky full bridge. Power dissipation per diode is 25 W/cm<sup>2</sup>.

the reverse losses are excessive and above the forward losses dominate. At fixed junction temperatures this value is relatively insensitive to blocking capability or power dissipation. The optimum barrier height does, however, vary with junction temperature, shifting by about 0.15 volt from  $300^{\circ}$ K to  $400^{\circ}$ K.

An especially noteworthy feature of Figures 11-14 is the result that for designs below about 200 volts the  $300^{\circ}$ K and  $400^{\circ}$ K curves cross. The reason for this is that as the temperature increases, both the reverse current and the forward current at fixed forward bias increase. The reverse leakage adds directly to the losses, thereby increasing L and extending the range of barrier heights for which the reverse losses are important. The increase in forward current, on the other hand, increases the power handled,  $I_FV$ , more rapidly than it increases the forward loss,  $I_FV_j$ , leading to a reduction in L and more efficient rectification.



Figure 14. Normalized power loss for Schottky full bridge. Power dissipation per diode is 100 W/cm<sup>2</sup>.

Schottky diodes whose barrier heights are to the left of the crossing will have lower losses when operated at room temperature than if run at 400<sup>o</sup>K. Diodes with higher barrier values, to the right of the crossing, will, on the other hand, run more efficiently at the higher temperature than at room temperature. In short, Schottky diodes with lower barrier heights have positive temperature coefficients of power dissipation, whereas diodes with higher barrier heights have negative coefficients.

These considerations provide the basis for the selection of Schottky barrier values for practical power diodes. A Schottky diode whose barrier height lies to the left of the crossing, even though it be at the minimum of L for 300°K for example, will be inherently thermally unstable. Any momentary increase in power dissipation will raise its temperature, rendering the device less efficient which, in turn, increases further the power dissipation. If this extra heat cannot be conducted away this process accelerates and thermal runaway results. Thermal stability requires that the diode not be

21



Figure 15. Current density for optimized Schottky diodes at 25 and 200 W/cm<sup>2</sup> dissipation

operated in a regime where reverse losses dominate the total power dissipation. The proper selection of barrier height which minimizes losses and leads to a thermally stable device is that value of  $\phi_b$  which lies at the minimum of the L curve for the maximum allowable junction operating temperature. In this case, any perturbation which momentarily increases the junction temperature decreases the power dissipation thereby concurrently stabilizing the device operating point.

We see from Figures 11-14 that Schottky barrier heights below 0.7 eV are inappropriate for the fabrication of power rectifiers since they result in devices that are thermally unstable. Optimum barrier heights for highest rectification efficiency and stable operation to  $125^{\circ}$ C lie in the range 0.7-.85 eV depending upon the voltage rating. Device current densities for optimized devices are shown in Figure 15 at 25 and 200 W/cm<sup>2</sup> dissipation.

#### 3.3 Low Frequency P-N Junction Losses

A similar calculation of normalized power loss can be made for p-n junctions. In this case, Equations (7) and (8) describing L remain the same, but we need a new expression relating diode current and voltage. The physical structure of the p-n junction designed to block a given voltage and exhibit minimum forward drop is quite similar to the equivalent Schottky structure except that the Schottky barrier metal is replaced with a p+ silicon layer. The structure is a p+nn+ one where the n layer has thickness l as above.

Here we make the assumption that the holes that are injected into the n regions modulate its conductivity sufficiently to reduce the voltage drop across this region below several millivolts. Benda and Spenke(19) have solved for the voltage drop across a conductivity modulated region. Their results in volts plotted as a function of reduced lifetime (to be defined below) or n layer thickness are shown in Figure 16.

L' is the ambipolar diffusion length. For L' greater than  $2\ell$  the drop across the n region at  $400^{\circ}$ K is less than 4 mv, which is negligible. Under this assumption, all of the current is due to recombination in the n region. The forward current density is given by the expression(20)

$$J_{\mathbf{F}} = \frac{q \bar{p} \ell}{\tau}$$
 (13)

where  $\bar{p}$  is the space averaged steady-state injected hole density in the n region and  $\tau$  is the lifetime.

Excess electrons are injected into the n region from the n+ contact in order to maintain charge neutrality. Thus, in the n region

$$n = p = n_i \exp q V_i / 2kT, \qquad (14)$$

where  $V_j$  is the total voltage from  $n_+$  to  $p_+$  contact and  $n_i$  is the intrinsic number. Equations (13) and (14) may be combined to give



Figure 16. Voltage drop across conductivity modulated n layer

23

$$V_{j} = \frac{2kT}{q} \ln \left[\frac{J_{F}\tau}{qn_{i}}\right], \qquad (15)$$

a result first obtained by  $Hall^{(21)}$  in 1952.

The minimum junction voltage at given current density and thus the minimum forward loss is obtained by minimizing the lifetime. There is, however, a minimum lifetime that is consistent with our assumption of strong conductivity modulation. In general,

$$\tau = \frac{\mathrm{L'}^2}{\mathrm{D}} , \qquad (16)$$

where D is the ambipolar diffusivity. Under our assumption that  $L>2\ell$ , the minimum lifetime is

$$\tau_{\min} = \frac{4\ell^2}{D} \quad . \tag{17}$$

The silicon band gap is greater than 1 eV even at  $400^{\circ}$ K, so, for blocking voltage less than  $10^{3}$  volts, the power dissipated due to reverse current is always smaller than the forward loss. Equations (15) and (17) thus define the minimum power that can be dissipated in the junction while still main-taining negligible ohmic drop across the n region. The normalized power loss may now be calculated from Equations (15), (17), and (10). Values of  $\tau_{\min}$  required to satisfy Equation 17 are given in Figure 17 for various voltages for diodes rated for both full and half bridge operation.



Figure 17. Lifétime required to reduce "ohmic" drop in p+ n n+ structures below 4 mv

 $\mathbf{24}$ 

1
The lifetime required for the 10 volt diodes are unattainably short. We have recalculated L for the 10 volt diode assuming a lifetime of 1 nsec.

## 3.4 Comparison of Schottky with P-N Junction Rectifiers

Values of L for both p-n junction and Schottky rectifier bridges are shown in Figures 18 and 19 for 25 and 200 watt/cm<sup>2</sup> junction dissipation. The junction temperature in all cases is  $400^{\circ}$ K.

The normalized power loss decreases with increasing bridge voltage due to the essentially linear increase in the denominator of Equation (7). At large power dissipation (high current density) and high voltage,  $\rho$  and  $\ell$  increase causing large ohmic  $J_F^2 \rho \ell$  losses in the Schottky devices and saturation in L. The normalized loss for the p-n junction devices, on the other hand, continues to decrease with increasing voltage due to the conductivity modulation.



Figure 18. Comparison of the half bridge circuit losses for optimized Schottky barrier rectifiers with those of fully conductivity modulated p-n junctions. The upper and lower curves correspond to 200 W/cm<sup>2</sup> and 25 W/cm<sup>2</sup> dissipation respectively.

25



Figure 19. Comparison of the full bridge circuit losses for optimized Schottky barrier rectifiers with those of fully conductivity modulated p-n junctions. The upper and lower curves correspond to 200 W/cm<sup>2</sup> and 25 W/cm<sup>2</sup> respectively.

Nevertheless, the results of Figures 18 and 19 show that for a practical range of junction dissipation there is a range of voltage ratings for which the Schottky barrier is a more efficient rectifier than the p-n junction even at low frequencies. A direct comparison of normalized loss is given in Figure 20 for two voltage ratings, 10 and 50 volts, over a wide range of junction dissipation. The ratio of the useful power delivered to a load by a Schottky rectifier to that delivered by a junction device is presented in Figure 21 for the two cases of 25 and 200 watt/cm<sup>2</sup> rectifier dissipation. We see that the Schottky device is roughly 50 percent more efficient than the junction rectifier at low voltages. The crossover in efficiency depends upon the dissipation level and whether the devices are designed for half or full bridge service:

## 3.5 P-N Junction Switching Losses

Junction rectifiers have A-C losses as well as the D.C. losses discussed above. These losses are due to sweepout of the injected plasma when the diode is reverse biased. The rectifier takes a finite time to "turn off" and substantial currents flow during a portion of the reverse cycle. Figure 22 shows a simple rectifier circuit. The impressed voltage together with the



Figure 20. Normalized power loss for 10 and 50 volt rectifiers circuits as a function of junction dissipation

diode current and voltage waveforms are shown over the time interval required for the diode to re-establish its blocking capability. At time t<sub>1</sub> the impressed voltage changes sign. The junction diode, however, still conducts in the reverse direction due to the fact that the plasma which had been injected in the forward portion of the cycle is able to supply carriers to the external circuit. The electric field across the diode is reversed and carriers are extracted from the edges of the plasma adjacent to the highly doped n+ and p+ regions, thereby supplying the charge for the reversed current flow. The plasma concentration at these edges is fed by diffusion from the interior of the modulated region. As long as the plasma concentration at the edges of the  $n_{+}$  and  $p_{+}$  regions is finite the junction bias remains small with the rest of the voltage drop occurring elsewhere. In the case of Figure 22 the drop occurs across R<sub>1</sub>, which limits the current flow. At t<sub>2</sub> the plasma concentration at the edges of the  $n_{+}$  and/or  $p_{+}$  regions becomes zero and the junction voltage begins to rise. The current falls smoothly to the reverse leakage value, and at to the junction has regained its blocking capability. The details of the turn off are guite varied depending critically upon the device lifetime and the specifics of the rectifying circuit. As an example the reverse current in the initial stage for the circuit of Figure 22 is constant and equal to the forward current  $V/R_{L}$ . For the rectifier circuits of Figure 10, by contrast, the reverse currents will have very large initial spikes with peak amplitudes many times the forward D.C. current since they are limited at the outset only by the residual inductance and resistance of the bridge arms.







(a) Simple rectifier circuit
(b) Impressed voltage
(c) Current through the load
(d) Voltage appearing across the junction rectifier
Figure 22. Simple rectifier circuit

The energy lost per switching cycle, however, is remarkably insensitive to all these complexities. The instantaneous power dissipation appropriate to the process described above is given by

$$P(t) = i(t) V,$$
 (18)

where i(t) is the instantaneous reverse current in the circuit and V is the total impressed voltage. The total voltage and not merely the diode drop is appropriate in Equation (18) since we are not making any distinction between dissipation in the diodes and that elsewhere in the circuit. The energy lost per cycle is thus

 $E = \int_{\text{cycle}} P(t) dt = V \int i(t) dt, \qquad (19)$ 

the integral being the total charge that is extracted from the conductivity modulated region during the reverse half cycle. This charge per  $cm^2$  of diode is equal to the difference between the total injected charge, pl, and the number of carriers that recombine in the diode before they can be swept out. The switching loss calculation is thus reduced to a determination of the internal diode recombination charge.

The internal recombination current density is

$$\frac{dp(x,t)}{dt} = \frac{p(x,t)}{\tau}$$
(20)

which may be directly integrated. When normalized to  $\bar{p}$ , the space average of the steady state plasma density under forward bias, we obtain

$$\frac{Q_{\text{recombination}}}{\bar{p}} = \beta = \int_{\text{cycle}} d(\frac{\tau}{t}) \int_{0}^{\ell} \frac{p(x,t)}{\bar{p}} dx.$$
(21)

We have performed the integration of Equation (21) over the range of lifetime from  $10^{-3} \tau_{\min}$  to  $\tau_{\min}$  for two values of initial reverse current,  $I_R = I_F$  and  $I_R = 10 I_F$ . Our starting point was Equation (36) of Benda and Spenke. (19) The decay with time of typical normalized plasma distributions are shown in Figures 23 and 24 for lifetimes of  $\tau_{\min}$  and .0625  $\tau_{\min}$  respectively. The double integration of Equation 21 was numerically performed from curves of this type. Examples of the time variation of the space integrals are shown in Figure 25 for the case  $I_F = I_R$  for lifetimes spanning the range  $10^{-3} \tau_{\min}$  to  $\tau_{\min}$ . When time is normalized to the lifetime assumed all the decay curves are remarkably similar; the fraction,  $\beta$ , of the initially injected charge which recombines before being swept out varying only from approximately 0.3 to 0.4 over the  $10^3$  change in lifetime. A similar calculation for the case  $I_R = 10 I_F$  yields the result that  $\beta$  varies from .15 to .20 over the same lifetime range.



Figure 23. Time evolution of the injected plasma in the n region of the pn n+ junction rectifier for the case of long lifetime. The densities have all been normalized to the average forward value,  $J_F \tau/q\ell$ . The leftright asymmetry is due to the difference in the electron and hole mobilities.



Figure 24. Time evolution of plasma density for short lifetime ( $\tau = .0625 \tau_{min}$ ). The effects of recombination are much more evident in this case.



Figure 25. Decay of normalized total injected charge

Recalling from Equation (13) that  $\bar{p}$  is given by  $J_{F}\tau/\ell q$  the energy loss per cycle per cm<sup>2</sup> of junction area becomes

$$W = (1 - \beta) V J_{F} \tau, \qquad (22)$$

where  $\beta$  varies from .15-.4 over an extremely wide range of reverse sweepout currents and lifetimes. The total rectification losses must include these switching losses.

The total loss is thus given by

$$P_{AC} = V_j J_F + U_P + (1-\beta)V J_F f,$$
 (23)

where the first term is the barrier loss, the second term is the ohmic component, and the third term is the switching loss. In the third term, f is the frequency of operation. The various terms in Equation (23) are shown in Figure 26 where we have assumed an average value of .3 for  $\beta$ . The first two are shown directly as voltage drops. The switching term calculated at 1 MHz has been divided by J<sub>F</sub> and is presented as an equivalent voltage for diodes of several voltage ratings. The junction bias varies only very weakly with lifetime and falls in the range .3-.4 volt for all reasonable values of lifetime and current density. It increases slowly as  $\tau$  increases. The ohmic losses, on the other hand, vary quite rapidly with  $\tau$ . They become quite significant at a reduced lifetime value of 4 x 10<sup>-2</sup> and completely dominate



Figure 26. Various components to junction diode losses expressed as voltages. The switching losses are calculated at  $10^6$  Hz for diodes of various voltage ratings. One may obtain the "drop" appropriate to any other frequency, f, simply by multiplying the curves given by  $10^{-6}$  f.

the d-c forward drop at  $\tau/\tau_{min} = 10^{-3}$ . It is clear from Figure 26 that the sum of these three terms has a minimum which depends upon frequency and diode voltage rating.

We have recalculated the bridge losses including switching losses for the circuits of Figure 10 for p-n junction rectifiers over the frequency range  $10^2-10^6$  Hz for rectifiers up to 2000 volt rating. The procedure followed was essentially the same as was followed for the D.C. case except that at each bridge output voltage (i.e., for each junction rating) the diode lifetime was varied at each frequency to determine the value of  $\tau$  which minimized the total bridge losses.

A specific example is shown in Figure 27 for 200 volts. As  $\tau$  increases from  $10^{-9}$  sec the loss decreases independent of frequency due to the rapid decrease in ohmic losses. There is clearly an optimum lifetime which is frequency dependent beyond which the loss increases in a manner that is also frequency dependent. At low frequency the increase is due to the slow increase in junction bias and at high frequency the switching losses, linear in  $\tau$ , dominate. By way of reference,  $\tau_{\min}$  at 200 volts is 4.7 x 10<sup>-7</sup> sec. We see that it is advantageous to have  $\tau$  a factor of 20 less than  $\tau_{\min}$  even at low frequencies.

The optimum p-n junction rectifier lifetimes determined in this way are shown in Figure 28 over the frequency range  $10^2-10^6$  Hz. Values obtained were essentially independent of junction dissipation in the range 25-200 watt/cm<sup>2</sup>. The ''low frequency'' region extends out to  $10^6$  Hz for the 30 and 50 volt diodes, to  $10^4$  Hz and  $10^3$  Hz for the 100 and 200 volt diodes respectively, and to about  $10^2$  Hz for the 600 volt rectifier. The optimized 2000 volt device is dominated by switching losses even at  $10^2$  Hz.

It is worth emphasizing here that the lifetimes shown in Figure 28 are those for which the p-n junction rectifier have the lowest possible losses. Values of lifetime other than those shown will result in greater rectification loss. Decreased  $\tau$  below the values shown will increase the ohmic loss as the  $\tau^{-3/2}$  power and increasing  $\tau$  increases the switching loss linearly with  $\tau$ .

Values of normalized loss for p-n junction bridges are shown in Figures 29, 30, 31 and 32 as a function of frequency. As may be seen, the switching losses begin to make a substantial contribution to the losses at frequencies of  $10^4$  Hz above about 300 volt ratings. Schottky diode losses are frequency independent since there are no switching losses. For any given bridge output voltage one may, therefore, find a frequency of operation above which losses of a Schottky bridge will be less than those of the junction bridge. The locus of these points are shown in Figures 33 and 34. Below and to the right of each curve the preferred rectifier is a Schottky diode



Figure 27. Variation in p-n junction full bridge loss vs. diode lifetime



Figure 28. P-N junction rectifier lifetime which minimizes total power dissipation as a function of frequency for various voltage ratings

REPRODUCIBILITY OF THE ORIGINAL PAGE IS POOR

.



Figure 29. Frequency variation of bridge losses for p-n junction half bridge. Diodes operated at 25 W/cm<sup>2</sup> dissipation.



Figure 30. Frequency variation of bridge losses for p-n junction half bridge. Diodes operated at 200 W/cm<sup>2</sup> dissipation.

35



Figure 31. Frequency variation of bridge losses for p-n junction full bridge. Diodes operated at 25 W/cm<sup>2</sup> dissipation.



Figure 32. Frequency variation of bridge losses for p-n junction full bridge. Diodes operated at 200 W/cm<sup>2</sup> dissipation.



Figure 33. Preferred regions of operation for p-n junction and Schottky diode half bridge circuits



Figure 34. Preferred region of operation for p-n junction and Schottky diode full bridge circuits

while above and to the left the p-n junction minimizes losses. Junction rectifiers with other than optimum lifetimes will have the generally vertical sections of these curves shifted to the left. The case where the junction lifetime is greater than the optimum value by a factor of 8 is shown as the dotted curve of Figure 34.

## Section 4

## ACQUISITION OF BARRIER DATA

It was shown in Section 3 that a knowledge of barrier parameters is of prime importance in the design of power Schottky diode. Accordingly, one aspect of the program which received a great deal of attention in Phase I was the acquisition of barrier data. These efforts can be conveniently divided into two primary areas: first, the verification of the variation of Schottky barrier height with crystal orientation of the silicon substrate, for several potentially useful barrier materials; and, second, the determination of the magnitude of the barrier lowering under reverse bias for these barrier materials.

#### 4.1 Barrier Height and Quality

As was discussed in Section 2.1, a knowledge of the barrier height,  $\phi_b$ , is of prime importance in describing the performance of a Schottky diode. In addition to this information, a knowledge of the variation of  $\phi_b$  across an area comparable to that of the proposed diode is important. This is especially true for large area, high current devices since those areas with low values of  $\phi_b$  will tend to conduct the highest current density [in accord with Equations (3) and (4)] and this effect could conceivably result in device failure because of localized "burnout." Also of importance is the n value of the contact, since excessively large n values result in excessive forward voltage drops. This section deals with the measurement of these three parameters.

The most reliable (and simplest) method of determining the barrier height was found to be the extrapolation of log I vs. V plot to the origin as detailed in Section 2.2. This procedure also has the advantage that the n value can be determined from the slope of the curve. Typical results are shown in Figure 35 for small area (9.3 x  $10^{-4}$  cm<sup>2</sup>), low temperature PtSi-Si contacts to the three crystal faces investigated, <111>, <110>, and <100>. A computer least squares fitting procedure was employed to determine the n and  $\phi_b$  values shown in the figure. The value of  $\phi_b$  was also checked in a few cases by the reverse capacitance-voltage method, but the precision was found to be far less by this latter method. Measurements of the barrier height were made for Al, W, "conventionally" formed PtSi, and low temperature PtSi contacts to silicon. For the "conventionally" formed PtSi, a 600°C, 20-minute heat treatment in argon was employed to react the Pt and Si subsequent to deposition. The results of the barrier height and n value measurements are summarized in Table II.

## 4.2 Reproducibility

Table II also shows the results of a number of measurements which were made in order to determine the spread of  $\phi_b$  values across a wafer. The



Figure 35. Forward bias current-voltage characteristics of "low temperature" Pt-Si on the three major crystallographic faces of silicon. The effects of crystal faces upon barrier height are evident.

spread was determined by fabricating a number of small (A = 9 x  $10^{-4}$  cm<sup>2</sup>) Schottky contacts on 0.020-inch centers on a wafer. A constant current source was used to pass a fixed current (I =  $10^{-6}$  amp in this case) through each device and the forward drop across the diode was measured. In the ideal case (n = 1, R = 0), Equations (3) and (4) show that the variation in forward drop is just equal to the variation in  $\phi_b$  across the wafer provided  $V > \sim 3$  kT. Since R is never zero, the value of I was selected to satisfy the two inequalities,

> V > 3 kTV >> IR.

## TABLE II

CONTACT MATERIAL	CRYSTAL ORIENTATION	¢(eV)	$\Delta V_{(volts)}$	NUMBER OF SAMPLES	TYPICAL
Al	< 100 >	.760	$\pm$ .014	231	1.04
Al	< 111 >	.732	±.012	530	1.02
Al	< 111 >	.708	Έ.008	601	1.04
Al	< 110 >	.760	±.008	105	1.05
W	· <100>	. 690	±.018	531	1.05
W	< 111 >	.688	±.012	623	1.02
W	< 110 >	.685	±.017	3 58	1.02
Conv. PtSi	< 100 >	.871	±.018	217	1.08
Conv. PtSi	< 111 >	.846	±.016	291	<b>1.08</b>
Conv. PtSi	< 110 >	.851	±.022	215	1.13
Low PtSi	< 100 >	.900	±.003*	10	1.02
Low PtSi	< 111 >	. 780	±.002	1750	1.03
Low PtSi	< 110 $>$	.856	± .002*	20	1.05

## BARRIER HEIGHTS, n VALUES, AND FORWARD DROP RANGE FOR SEVERAL CONTACT SYSTEMS

\* On account of the small number of samples of these orientations, the  $\Delta V$  values represent the range of the entire lot, rather than 90% of the samples as for the other entries in the table.

Non-unity n values are still a problem, however, and so the variation in forward drop actually includes both variations in  $\phi_b$  and variations in n and thus represents a "worst case" estimate of the variation in  $\phi_b$ , assuming  $\phi_b$  and n to be essentially independent. This latter assumption was found to be the case for all samples investigated, with the exception of the conventionally formed PtSi contacts where a correlation between high n and low  $\phi_b$  values was observed.

The reason for using this procedure to determine the variation in  $\phi_b$  was that in this case only a single measurement was required, whereas to determine  $\phi_b$  from the I-V characteristic required at least 3 and preferably 10 measurements; thus the time required was greatly reduced. To insure that no systematic error crept into this procedure, however,  $\phi_b$  and n were determed independently for 10 to 20 randomly selected diodes for each of the contact combinations listed in Table II. The  $\Delta V$  values shown in Table II



Figure 36. Histogram showing distribution of forward voltages corresponding to a current density of  $10^{-3}$  A/cm<sup>2</sup> for all the diodes on a 1 1/4" wafer

represent the voltage range which included 90% of the samples investigated; the sample size is also listed. The only exceptions to this rule are for the low temperature PtSi contacts to <100> and <110> Si where only a small number of samples were measured and the  $\Delta V$  values shown represent the range for the entire lot. Although only a small number of samples of low temperature PtSi to <100> or <110> Si were measured, the uniformity of this type of contact is clearly demonstrated by the <111> results where 1750 diodes were measured, representing the spread across an entire 1 1/4-inch diameter wafer. The actual distribution of measured forward voltage drop for the low temperature PtSi-<111> Si case is shown in Figure 36. There is no reason to expect that the variation of barrier height across other crystal faces will be significantly different than that across the <111> face.

It should be noted in Table II that there are two entries for Al - <111 > Si contacts; these represent samples from different wafers, which were "sintered" in separate runs. The variation in barrier height from one sample to the other is most probably due to small differences in the actual sintering conditions, and this run to run variation is typical of what was observed in the Al measurements. The "sintering" procedure for the Al samples consisted of heating the sample at ~450°C for 1/2 hour in a reducing atmosphere.

## 4.3 Barrier Lowering

Equation (5) indicates that barrier lowering is a function of  $\mathcal{E}_{m}$ , the electric field at the metal-semiconductor interface. Unfortunately  $\mathcal{E}_{m}$  is not directly measurable, but must be determined from the reverse voltage,  $V_{r}$ , and the net impurity concentration in the semiconductor. Thus a description of barrier lowering requires two essentially independent measurements, the first to determine  $\mathcal{E}_{m}(V_{r})$  and the second to determine  $\Delta \phi_{b}(V_{r})$ . The procedure used in this study was to determine  $N_{d}(X_{D})$  and  $X_{D}(V_{r})$  by measuring the depletion capacitance of the Schottky barriers as a function of  $V_{r}$ . Here  $N_{d}$  is the net donor concentration at  $X_{D}$ , the depletion length when  $V_{r}$  is applied.  $\mathcal{E}_{m}(V_{r})$  can then be determined from

$$\varepsilon_{\rm m} = \varepsilon_{\rm o} + \frac{q}{\epsilon} \int_{0}^{X_{\rm D}} N_{\rm d}(X) dX$$
, (24)

where  $\varepsilon_0$  is the "built-in" field due to the barrier. A typical  $\varepsilon_m(V_r)$  curve obtained in this manner is shown in Figure 37, for an average net donor concentration of ~8 x 10<sup>14</sup> cm<sup>-3</sup>. Local variations in the net donor concentration, although visible in the  $N_d(X)$  data, were too small to appreciably influence this curve and so it retains the parabolic shape ( $\varepsilon \propto V^{1/2}$ ) characteristic of a constant value of  $N_d$ .

The determination of  $\Delta \phi_b(V_r)$  was not as straightforward. A combination of the second and third methods of Section 2.2 for determining  $\Delta \phi_b(V_r)$  was used to obtain accurate results.

Consider the equation

$$J_{S} = AT^{2} \exp(q\phi_{b}(V_{r})/kT). \qquad (25)$$

If  $\phi_b(V_r)$  is to be determined by varying T (for a fixed  $V_r$ ) and observing  $J_s$ , variations in  $\phi_b$  as a function of T must also be considered. These variations are predominantly due to a variation of the Fermi level with temperature. The variation which is usually assumed is of the form





$$\phi(\mathbf{V_r}, \mathbf{T}) = \phi_0(\mathbf{V_r}) + \alpha(\mathbf{V_r}) \mathbf{T}, \qquad (26)$$

where

$$\alpha(\mathbf{V}_{\mathbf{r}}) = \frac{\partial \phi}{\partial \mathbf{T}} \Big|_{\mathbf{T}} = \mathbf{c}$$

Substituting 
$$(25)$$
 into  $(26)$ , one obtains

$$J_{\rm S} = AT^2 \exp\left(-q(\phi_0 + \alpha T)/kT\right)$$
(27)

 $\mathbf{or}$ 

$$J_{S} = AT^{2} \exp\left(\frac{-q\alpha}{k}\right) \exp\left(\frac{-q\phi_{O}}{kT}\right)$$
(28)

Rearranging terms and defining

$$A_{\text{eff}} = A \exp\left(\frac{-q\alpha}{k}\right)$$
 (29)

one obtains

$$J_{\rm S}/T^2 = A_{\rm eff} \exp\left(\frac{-q\phi_0}{kT}\right)$$
(30)

or, taking natural logarithms

$$\ln (J_S/T^2) = \ln(A_{eff}) - q\phi_0/kT.$$
 (31)

If we assume that all the reverse leakage is due to thermionic emission over the barrier, then the measured current,  $J_r$ , is exactly the saturation current,  $J_g$ ;

$$J_{S} = J_{r}$$
(32)

If a plot is now made of  $\ln(J_r/T^2)$  as a function of 1/T Equations (31) and (32) show a straight line with slope  $-q\phi_0/k$  and intercept (at 1/T = 0) of  $\ln(A_{eff})$ . This latter intercept may be used with Equation (29) to give  $\alpha$ . Equation (26) may then be used with the value of  $\phi_0$  determined from the slope to calculate  $\phi$  at the given value of  $V_r$  and the temperature of interest. This is essentially method 3 of Section 2.2.

In practice, several problems arise when  $\Delta \phi$  is determined in this manner. First of all, data are obtained over a relatively small temperature range, typically 25° to 160°C (298° to 423°K), corresponding to a 1/T range of ~2.4 x 10<sup>-3</sup> to ~3.4 x 10<sup>-3</sup>. The intercept must thus be determined by extrapolating the curve over approximately 2.5 times the range over which data are available. Any error in this procedure greatly affects the measured value of  $\alpha$ . A second problem encountered with this procedure is that it is desirable to measure  $\Delta \phi$  with a precision of  $\pm 0.005 \text{ eV}$  or better. Our experience was that it was not possible to measure the slope of the curve nearly that precisely; thus the measurement of both  $\phi_0$  and  $\alpha$  are in doubt by amounts greater than can be tolerated.

For these reasons we adopted the following procedure. Rather than hold  $V_r$  fixed and vary temperature, we kept the temperature fixed and measured  $J_r$  as  $V_r$  varied. Data were still plotted as before, i.e.,  $\log J_r/T^2$  versus 1/T, but now only to insure that a straight line fit did result. If a straight line was obtained, the assumption that all the current is due to thermionic emission over the barrier is probably valid. We then used Equation (25) to determine  $\phi_b$ .

44

Reverse bias I-V data were taken at various fixed values of junction temperature. The temperature was kept fixed to better than 0.1°C throughout the course of measurement of each of the I-V characteristics. The "true" absolute junction temperature cannot, of course, be measured directly. There may well be differences between it and our measured thermocouple values due to calibration errors and the effects of heat flow. These types of discrepancy are quite difficult to identify in detail and correct for. It is far easier to hold a fixed temperature than to know its precise value. We estimate that our measured temperatures are correct to 0.5°C. Nevertheless, this uncertainty does not affect in any serious way a determination of  $\Delta\phi_{\rm b}(V_{\rm r})$ from Equation (25) when T is held fixed and  $V_{\rm r}$  is varied.

This result is easily obtained from Equation (25). The barrier at no reverse bias is given by

$$\phi_{\rm b}(0) = \frac{kT}{q} \ln \frac{J_{\rm S}(0)}{AT^2}$$
(33)

and that at some value of reverse bias,  $V_r$ , is

$$\phi_{\rm b}(V_{\rm r}) = \frac{kT}{q} \ln \frac{J_{\rm S}(V_{\rm r})}{AT^2} . \tag{34}$$

When the procedure just described is followed the two values of "true" junction temperature are the same even though they may deviate from the measured values. A simple subtraction gives us

$$\Delta \phi(\mathbf{V_r}) = \phi_b(0) - \phi_b(\mathbf{V_r}) = \frac{kT}{q} \left[ \ln \frac{J_s(0)}{AT^2} - \ln \frac{J_s(\mathbf{V_r})}{AT^2} \right]$$
(35)

Any error in temperature,  $\delta T$ , now contributes, in linear fashion, a corresponding error in  $\Delta \phi(V_r)$ 

$$\frac{\delta\Delta\phi}{\Delta\phi} = \frac{\delta\mathrm{T}}{\mathrm{T}} \,. \tag{36}$$

Thus, our 1 percent knowledge of temperature yields a 1 percent measurement of barrier lowering due to electric field. In this manner, the entire  $\phi_b(\mathcal{E}_m)$  curve could be obtained.

A typical reverse current vs. voltage curve (with temperature as the parameter) is shown in Figure 38. The particular data shown are for a  $W - \langle 111 \rangle$  Si contact (A = 9.3 x 10<sup>-4</sup> cm<sup>2</sup>, N<sub>d</sub> = 8 x 10<sup>14</sup> cm<sup>-3</sup>). Figure 39 is a plot of log  $J_r/T^2$  vs. 1/T for a field of 1 x 10<sup>5</sup> v/cm. For this sample, a



Figure 38. Typical set of data used to determine the effects of reverse bias upon barrier height

reverse bias of 34 volts was required to produce this field at the contact. It should be noted that in this case an excellent fit is obtained and one can be confident that the reverse current is predominantly due to thermionic current over the barrier. Such was not always the case, however, as is illustrated by the results shown in Figure 40. These results were obtained from a low temperature PtSi - <111>Si contact; the three curves were obtained at reverse biases of 10, 70, and 140 volts, corresponding to electric fields of 7 x 10<sup>4</sup>, 1.6 x 10<sup>5</sup>, and 2.2 x 10<sup>5</sup> v/cm, respectively. It should be noted that while the data for the two lower values of field give a good fit, the data for the highest field show a systematic deviation from a straight line, which is most evident at lower temperatures. It appears that an extra component of leak-age current was present in this sample; thus data obtained from this sample for fields in excess of 1.6 x 10<sup>5</sup> volts/cm were suspect and were not used to generate the  $\phi_b(\mathcal{E}_m)$  curves. Whenever a deviation from a straight line fit







Figure 40. Variation of log  $(J_r/T^2)$  vs.  $T^{-1}$  for three different values of reverse bias ( $\varepsilon_m$ ).

was observed, it was always in the manner shown in Figure 40, i.e., it was always an "excess" current, which was most evident at low temperatures and high fields.

The results of the barrier lowering measurements are presented in Figures 41 through 47, for W, A1, and low temperature PtSi contacts. In each case, the zero field barrier value is that which was obtained from the forward I-V characteristic of the diode; the fact that most of the curves join smoothly to this point is a further argument that the measurement procedure was valid. The curves are all similar; they show an upward curvature at low fields followed by a linear decrease in barrier height with electric field at the higher values of field, which is consistent with the prediction of Equation (5).



Figure 41. Reverse bias lowering of the tungsten barrier on  ${<}100{>}$  silicon at  $110^{\rm O}{\rm C}$ 



Figure 42. Reverse bias lowering of the tungsten barrier upon  ${<}111{>}$  Si at  $120^{0}\mathrm{C}$ 



Figure 43. Reverse bias lowering of the aluminum barrier upon  ${<}100{>}{\rm Si}$  at  $110^{\rm O}{\rm C}$ 



Figure 44. Reverse bias lowering of the Al barrier upon <111> Siat  $120^{\circ}$ C

REPRODUCIBILITY OF THE ORIGINAL PAGE IS POOR



Figure 45. Reverse bias lowering of the aluminum barrier upon  ${<}110{>}\,{\rm Si}$  at  $110^{\rm O}{\rm C}$ 



Figure 46. Reverse bias lowering of the low temperature Pt-Si barrier upon <100>Si at 95°C



Figure 47. Reverse bias lowering of the low temperature Pt-Si barrier upon <111>Si at 130°C for two different resistivity substrates

Figure 47 shows the barrier lowering for low temperature PtSi - <111> Si contacts for two different Si resistivities, 0.3 and 3 ohm-cm. The fact that the curves are essentially parallel demonstrates that the barrier lowering does depend on field rather than applied voltage. For example, at a field of 3.0 x 10<sup>5</sup> volts/cm, the applied voltage in the 3 ohm-cm case is 125 volts while for the 0.3 ohm-cm device it is only 40 volts (the difference in the two curves arises principally from the difference in the zero field barrier height). Thus a single curve can be used for design purposes, and the barrier lowering at a given voltage can be determined from the voltage and Si resistivity. The curves given in Figures 41 through 47 were obtained at the temperatures shown, all near 100°C. Since most power rectifiers will operate at or near this temperature, the curves should provide the necessary information for estimating the reverse leakage current of any potential W, A1, or PtSi Schottky diode. The data shown in Figure 47 were used to estimate the reverse leakage for the large area diodes discussed in Section 5.

51

#### Section 5

### DIODE DESIGN

#### 5.1 Ideal Forward Specifications (Phase II Diode)

Let us first consider the forward specifications. All calculations in this section will be based on Equations (3), (4), and (5) of Section 2.1. A value of  $A = 120 \text{ amp/cm}^2$  will be used throughout and the barrier parameters used will be those of Table I. In Figure 48 we have plotted a number of diode voltage drop curves as a function of the diode area. The curve labeled 'barrier drop'' is the required barrier voltage to produce a current of 25 A at  $25^{\circ}C$  assuming a low temperature PtSi - <111> Si Schottky contact. In order to calculate the series resistance of the epitaxial Si layer, we assume the geometry to be that of a mesa structure. For this case we may use the curves of Figure 3 (plane junction curve) to determine the maximum donor concentration which will support 100V and 200V. The values are 5 x  $10^{15}$  cm<sup>-3</sup> and



Figure 48. Ideal design curves for a 25 A mesa Schottky diode for both 100 and 200 volt breakdown. It is assumed that avalanche breakdown will occur at the theoretical maximum, the microplasma free bulk avalanche value.

 $2 \times 10^{15}$  cm<sup>-3</sup>, respectively, and the corresponding resistivities are 1.1  $\Omega$ -cm and 2.5  $\Omega$ -cm. The required epitaxial thickness for the mesa geometry is just equal to the depletion width; for the 100V device this is 5.1 $\mu$  and for the 200V device the required thickness is  $12\mu$ . The corresponding volt-drop in the silicon is then given by V =  $J\rho$  t where J is the required current density,  $\rho$  is the epitaxial resistivity, and t is the epitaxial thickness. These results are plotted in the curves labeled "series drop" for the two cases in question. The curves labeled "total rectifier drop" are the respective sums of the barrier drop and the series drop. If we ignore the contact losses, we see that the minimum area possible which will allow us to meet the new forward specification goals is 0.22 cm<sup>2</sup> for the 100V device and 0.4 cm<sup>2</sup> for the 200V device. If we assume that the packaging losses add 0.04 to 0.05 volt, the new minimum required area becomes 0.4 cm<sup>2</sup> for the 100V device and 0.55 cm<sup>2</sup> for the 200V device.

Similar total rectifier drop curves for other choices of contact material or crystal orientation are easily obtained from Figure 48. The parasitic series drop is independent of barrier since it depends only upon reverse blocking capability. The barrier drop, however, is linear in barrier height. Total rectifier drop for other barriers are thus obtained by merely shifting the <111> PtSi curve vertically by the appropriate amount.

#### 5.2 Practical Forward Specifications (Phase III Diode)

It is not realistic to design on the basis that one will achieve the full theoretical maximum breakdown voltage for bulk material. In practice, realistically obtainable reverse breakdown values will be limited to some fraction, f, of the theoretical bulk value. Proper design procedure takes this into account. We present in Figure 49 a recalculation of the forward drops for the 100 volt 50 amp diode of the Phase III effort. Several curves are given for the total diode forward voltage at 50 A (including the ohmic drop) corresponding to values of f ranging from 0.5 to 1, the ideal case. As f decreases from 1 the series resistance increases, dominating the forward drop; even for the 100 volt device at practical current densities of 100 A/cm<sup>2</sup> for values of f less than 0.5.

The Phase III diode was designed assuming that we would be able to achieve f = 0.8. The diode area was chosen at 0.6 cm<sup>2</sup> giving the following forward characteristics: (a) barrier drop of 0.48 volt, (b) ohmic drop of 0.10 volt and power dissipation of 30 watt/cm<sup>2</sup>.

#### 5.3 Reverse Specifications

We now calculate reverse leakage currents at breakdown and 100<sup>O</sup>C to determine whether reverse goals are attainable with devices of area large enough to meet forward requirements.



Figure 49. Practical design curves for a 50 A 100 volt, mesa Schottky diode. Values of f, the fraction of the theoretically maximum voltage that is achieved, down to 0.5 are shown.

Barrier heights at  $100^{\circ}$ C and  $\ell_{m} = 3 \times 10^{5}$  volts/cm are presented in Table III for Al, W, and low temperature PtSi. These values were obtained from the data of Section 3.3. Table III also gives the reverse leakage current density corresponding to thermionic emission at 100°C over these field lowered barriers. The field chosen,  $3 \times 10^{5}$  v/cm, is the maximum field that can be sustained by silicon at N<sub>D</sub>  $\cong 10^{15}$ . This value varies very slowly with doping and since  $\Delta \phi_{b}$  depends only upon electric field and not voltage, the values of leakage current density listed in Table II are applicable to diodes of any voltage rating.

We see from Table III and Figure 48 that a low temperature Pt-Si barrier on <111> silicon is the most desirable choice for meeting the Phase II contract specifications for the 200 volt device. Selecting a junction area of 0.6  $\text{cm}^2$  ideally yields a forward drop of 0.52 volt and reverse leakage of 6.6 ma. A choice of tungsten as the barrier metal allows one to go to 0.25  $cm^2$  and still keep to 0.6 volt forward for the 200 volt device. This decrease in size, however, is not enough to reduce the reverse current to acceptable levels. The leakage for a tungsten diode made on <100> material is 85 ma and on <111> silicon it is 44 ma. Aluminum devices meeting the specifications are also ideally possible. We did not pursue this approach, however, as the aluminum-silicon interface is metallurgically unstable. There is a substantial literature on the migration of silicon onto the aluminum metallizations of integrated circuits. This problem is apt to be even more serious in power devices which are normally run at elevated temperatures. We thus selected low temperature Pt-Si on <111> Si as the barrier material and the mesa geometry as the device structure for Schottky diode fabrication.

## TABLE III

## BARRIER HEIGHT AND REVERSE THERMIONIC CURRENT AT 100°C AND JUNCTION FIELD OF $3 \times 10^5$ v/cm

Crystal Orientation	$\phi$ (volts)	$\frac{J_{s}}{m} \frac{ma}{cm^{2}}$
<100>	0.636	42
<111>	.602	120
· <110>	.636	42
、<100>	. 570	330
<111>	. 591	175
<100>	. 798	0.27
<111>	. 680	11
	Crystal <u>Orientation</u> <100> <111> <110> <100> <111> <100> <111>	$\begin{array}{c} {\rm Crystal} \\ {\rm Orientation} & \phi ({\rm volts}) \\ <100> & 0.636 \\ <111> & .602 \\ <110> & .636 \\ <100> & .570 \\ <111> & .591 \\ <100> & .798 \\ <111> & .680 \\ \end{array}$

The design of the Phase III diode took account of the assumption that the theoretical maximum in reverse breakdown voltage would not be reached. The value f = .8 corresponds to a barrier lowering of only 63 mv rather than the 95 mv for the ideal case. Accordingly, the design value for reverse leakage for the Phase III Pt-Si diode at 100°C was 2.1 ma.

## Section 6

## WAFER PROCESSING

Conventional planar processing procedures are inadequate to fabricate high-voltage structures because of field crowding, as was discussed in the Introductory Technical Discussion. The basic structure chosen in order to meet the reverse voltage requirements was a mesa structure. Diode fabrication proceeded as follows:

## 6.1 Epitaxial Growth

N type silicon is grown epitaxially upon heavily doped n+ substrates. Resistivity ranges covered were 1 to 4  $\Omega$ -cm and thicknesses of growth varied from 10 $\mu$  to 15 $\mu$ . The specific design objectives for the 200 volt rectifier were 2.5 $\Omega$ -cm resistivity and 12 $\mu$  final thickness. Epitaxial silicon of 1.9  $\Omega$ -cm resistivity was grown 7 microns thick for the 100 volt rectifier.

## 6.2 Initial Oxidation

A 700Å thick layer of SiO<sub>2</sub> is next grown upon the epitaxial layer. This is necessary so as to prevent slip from occurring in the wafer when the wafer which is next coated with Si<sub>3</sub>N<sub>4</sub> is subsequently heated to temperatures greater than  $1000^{\circ}$ C.

## 6.3 Si<sub>3</sub>N<sub>4</sub> Deposition

The wafer is next coated with a  $Si_3N_4$  layer 1300Å thick. This  $Si_3N_4$  layer provides the masking material for later mesa diode definition.

## 6.4 SiO<sub>2</sub> Deposition

Six thousand angstroms of SiO<sub>2</sub> are next deposited in order to serve as a transfer mask material for patterning of the Si<sub>3</sub>N<sub>4</sub>. This is necessary since the usual photoresists will not stand up to the hot phosphoric acid etch necessary to pattern silicon nitride. This SiO<sub>2</sub> also serves as a protective coat for the silicon nitride layer preventing it from being attacked by the phosphorus-rich oxidizing atmosphere that we next use to getter impurities from the wafer.

## 6.5 Getter Cycle

At an early stage in our development program we learned that it was necessary to introduce an explicit gettering step in the device processing sequence even though in principle it should not be required. In practice, epitaxial material, while varying widely, contains substantial amounts of deep-level impurity centers. These act as generation centers which, if not removed from the device structure, produce excessive leakage in reverse bias. Even worse is the interaction of these deep level impurities with crystalline defects and interfaces in the silicon. Heavy metal impurities may precipitate out upon vacancy clusters, dislocation lines, and stacking faults. This leads to geometric local electric field enhancement and thus to breakdown under reverse bias occurring at prematurely low voltage levels.

These problems are more serious in Schottky devices than in p-n junction devices. There are no boron-rich or phosphorus-rich silica glasses which are normally incidentally formed in the course of Schottky diode fabrication as is the case for p-n junction formation. These glasses are well known in the industry to be getters for metals such as Cu, Fe, and Au although detailed knowledge of gettering mechanisms is not available and scientific studies are only recently beginning to be made. Junction devices thus have the benefit of a measure of heavy metal gettering which occurs in an inadvertent, incidental way during the course of their fabrication. Notwithstanding this, it is often necessary to do a final explicit getter diffusion cycle, usually taking the form of a very heavy phosphorus surface diffusion.

The getter cycle used in our Schottky diode fabrication is similar to those used in junction device preparation. It was not possible in the course of this work to do a detailed study of gettering. Our approach, instead, was strictly a utilitarian one. We wanted only to find a cycle which worked and allowed us to fabricate Schottky diodes whose breakdown voltages approached bulk planar values and where generation current was not excessive. We developed a cycle which indeed worked not only upon the lot of epitaxial material used in its definition – but also upon selected other lots of epitaxial material obtained from at least two other sources. There was, however, some epitaxial material for which our cycle simply didn't work. We believe that the reasons for this failure are connected with inferior crystalline quality of this latter material.

The wafers next had the 700Å thermal oxide removed from the back surface and were put through our getter cycle. Wafers were preheated in nitrogen for 5 minutes. Next they were exposed to a vapor stream containing N<sub>2</sub>, O<sub>2</sub>, and POCI<sub>3</sub> for 30 minutes. The quantities used in diode formation were 1000 cc/min, 90 cc/min, and 3 cc/min, respectively, flowing through a tube 63 mm in diameter. At the end of the 30 min the POCI<sub>3</sub> was shut off while the N<sub>2</sub> and O<sub>2</sub> continued for 5 more minutes. O<sub>2</sub> was next shut off and the furnace was flushed with pure N<sub>2</sub> for 5 minutes longer after which the samples were removed. The furnace temperature was in all cases  $1040^{\circ}C$ .

This procedure grows an oxide glass approximately 1500Å thick upon silicon and gives a "predep" having sheet resistance of about 3 to  $4 \Omega / \Box$  with

phosphorus depth as obtained from p-type test wafers of  $1\mu$  to  $2\mu$ . The glass as formed on polished surfaces is clear and there is no sign of attack of the original silicon surface.

We arrived at these specifics after a series of experiments performed upon polished p-type 1  $\Omega$ -cm test wafers. The oxygen and POCl<sub>3</sub> concentrations were varied in order to determine the maximum phosphorus concentration which could be achieved in both glass and silicon without doing gross damage to the silicon surface. We were guided in this effort by the attitude that the more heavily doped was the phosphorus glass the more effective would it be in gettering heavy metals. Figure 50 shows the quantity  $\rho_{\rm X_j}$ , the product of sheet resistance and junction depth, for various flow rates of carrier N<sub>2</sub> gas through liquid POCl<sub>3</sub> kept at both 0<sup>o</sup>C and room temperature for two different oxygen concentrations. The surface concentration obviously saturates near the value of 6 x 10<sup>-4</sup>  $\Omega$ -cm which corresponds to a surface concentration greater than 5 x 10<sup>20</sup> phosphorus per cm<sup>3</sup>. Throughout the entire range of Figure 50 there is no gross attack of the Si surface.

This "predep" cycle was followed by a long slow cooling in  $O_2$  to approximately  $250^{\circ}C$ , after which the wafers are quickly brought to room temperature. Figure 51 shows the time-temperature cycle.



Figure 50. Product of junction depth and sheet resistance for several different gettering conditions





#### 6.6 Mesa Definition

The next step is to pattern the  $Si_3N_4$  film using standard photolithographic techniques. Photoresist covers the wafer in those areas where the barrier is to be formed and which will eventually comprise the Schottky diode. The patterning oxide is etched in the usual buffered HF, the photoresist is removed by means of a hot (200°C) H<sub>2</sub>SO<sub>4</sub> immersion, and the silicon nitride is etched away in hot (180°C) H<sub>3</sub>PO<sub>4</sub>. We found it desirable to remove the photoresist before the Si<sub>3</sub>N<sub>4</sub> etch to maintain cleanliness. At this point, Si<sub>3</sub>N<sub>4</sub> remains on the wafer in those areas which will end up as mesa Schottky diodes.

6.7 Mesa Formation

We investigated two methods of mesa formation; oxide etching and acid etching. In the former a  $2\mu$  layer of SiO<sub>2</sub> is grown upon the exposed Si areas by means of a high-temperature long steam oxidation. This layer is then removed by a buffered HF etch. The oxidation rate of Si<sub>3</sub>N<sub>4</sub> is very slow as compared with that of Si and a layer of Si<sub>3</sub>N<sub>4</sub> 1500Å is adequate to prevent the Si underneath it from being oxidized. The thickness of Si removed is 40 percent of the oxide thickness, so this procedure gives a mesa  $8000^{\circ}$  high. The second method was simply to etch the Si<sub>3</sub>N<sub>4</sub> patterned wafers in an acid bath containing HF and HNO<sub>3</sub> in the ratios 1:20. In this case too, the Si<sub>3</sub>N<sub>4</sub> is essentially not attacked by the etch and protects the silicon lying beneath it. The unprotected Si, however, is attacked by this etch. This etch is slow (~2  $\mu$ /min) and not selective so a smooth surface is obtained. Etch times were chosen to etch down through the epitaxy.

We found no advantage to the oxide etch over the acid etch, and since it took longer and required thicker  $Si_3N_4$  layers we dropped it after satisfying ourselves that the acid etch procedure worked.

## 6.8 Passivation

Following the mesa formation, a passivating oxide approximately 5000 Å thick is grown upon the mesa sides. This is done by means of a 3.5 hour wet oxidation at 1000°C followed by a 1 hour 1000°C argon anneal.

We performed a limited study of the effects of different oxidation and annealing conditions for the cases of arsenic and phosphorus doped epitaxy. Breakdown voltages were measured for a series of three arsenic doped and three phosphorus doped wafers. The mesa passivation was formed in one of three ways: (1) wet oxidation, (2) dry oxidation and argon anneal or (3) wet oxidation and argon anneal. The annealing and oxidations were all performed at  $1000^{\circ}$ C. The function of the anneal is to reduce the stored positive charge density in the oxide and at the Si-SiO<sub>2</sub> interface to the lowest possible value. The results obtained are shown in Figure 52 and are summarized in Table IV.

## TABLE IV

# PASSIVATION PROCESS VARIATIONS

Dopant	Wafer No.	Processing	No. of Diodes	Peak of Dist.	Width of Dist.
Arsenic	201-1	Wet oxidation	952	84	30
TT	201-2	Wet oxidation + argon anneal	1002	12	Dribbles to 110 volts
11	201-4	Dry oxidation + argon anneal	<b>982</b>	96	20
Phos.	202-2	Wet oxidation	756	70	20
TT	202-3	Wet oxidation + argon anneal	1088	114	20
11	202-4	Dry oxidation + argon anneal	974	78	40


Figure 52. Histograms showing the distribution of reverse breakdown voltages for arsenic and phosphorus doped epitaxy for a variety of oxidation cycles

The area of these diodes was  $10^{-2}$  cm<sup>2</sup> and the breakdown was defined as the voltage that produced a reverse current of  $100\mu$  amp. The results indicate that phosphorus doped epitaxy gives more consistent results than arsenic and that wet oxidation followed by the argon anneal further minimizes reverse leakage. The bulk breakdown of the epitaxial material for these samples was 160 volts. The 110 volts achieved for the phosphorus samples that were argon annealed thus represents 68 percent of the theoretical maximum.

The generally better results for phosphorus than arsenic are probably due to the fact that phosphorus is a much faster diffusant than arsenic. "Pile up" at the surface due to rejection of dopant from the oxidizing silicon is less for phosphorus than for arsenic since the rejected phosphorus is able to diffuse into the bulk silicon. Any increase in dopant at the mesa perimeter which occurs via this mechanism will lower the local breakdown voltage. In the one case where the As results most nearly approached those for phosphorus, the oxide was grown slowly in pure O<sub>2</sub> allowing maximum time for the arsenic to diffuse away from the surface. As a result of these experiments we settled on phosphorus as the n-dopant and the steam-argon oxidation cycle described above.

#### 6.9 Mesa Strip

The wafer is now ready for barrier formation except for the fact that the barrier region is still covered by the original nitride and oxide layers. These are etched away by means of the usual hot phosphoric acid and buffered hydrofluoric acid etches.

We found that at this point it is advantageous to etch between  $1\mu$  and  $2\mu$ off the mesa top. This step was originally introduced at an earlier stage of process definition when the sequence was somewhat different. The getter cycle then followed mesa formation and passivating oxidation. With this procedure, every diode subsequently fabricated was a short. We found it necessary to deposit an additional SiO<sub>2</sub> layer, 6000Å thick, over the already formed mesa tops and edges in order to protect them from the POCl<sub>3</sub> environment of the getter furnace. Even with this additional protection, however, 5 percent to 10 percent of the diodes formed still showed large ohmic shunt leakage which saturated with increasing reverse bias.

These experiments were performed with diodes of  $10^{-2}$  cm<sup>2</sup> area, whereas 25 or 50 amp diodes require approximately 0.5 cm<sup>2</sup> area. Assuming that the density of shorts is randomly distributed over the area of any wafer even a 95 percent yield of small diodes results in only 7 percent good large diodes.

An example of this behavior is shown in Figure 53. This diode shows reverse leakage current which, at the outset, increases linearly with applied voltage and which finally saturates at a level far higher than the thermionic value. This behavior may be understood by means of the model shown in Figure 54.

We believe that the protective 6000Å SiO<sub>2</sub> cover is not perfect and that some component of the phosphorus-rich gas mixture of the POCl<sub>3</sub> getter furnace penetrates it, attacks the Si<sub>3</sub>N<sub>4</sub> on the mesa top, and dopes the silicon surface heavily n type. This very likely occurs at mesa edges, since this is the place where mechanical stresses arising from thermal expansion and geometry are greatest. When the mesa is subsequently stripped and the Schottky barrier formed, contact is also made to the heavily doped n+ region. This contact is a tunneling Schottky and is thus ohmic. Its conductance at low applied voltage is determined by the spreading resistance from the



$$\rho = 2.5 \quad \Omega - CM$$
$$a = \frac{\rho}{2R} = 5\mu$$

Figure 53. Current-voltage characteristic of a diode exhibiting a getter-induced ohmic barrier shunt



Figure 54. Idealized model of barrier shunt

heavily doped region. The current saturates due to the pinching off of the conductance path by the spreading depletion width of the proper Schottky region. The specifics of Figure 53 are consistent with this model. The shunt resistance calculated from the initial slope at V = 0 is  $2.5 \times 10^{3}\Omega$  which corresponds to the spreading resistance of a pinhole  $5\mu$  in diameter. It is noteworthy that the current saturates at about 50 volts which corresponds to the depletion width of the 2.5  $\Omega$ -cm material.

This difficulty was completely eliminated for the  $10^{-2}$  cm<sup>2</sup> area diodes by adding the step of etching 1 $\mu$  to 2 $\mu$  off the mesa tops after the getter cycle and before the barrier formation. This step etches away any heavily doped regions which may occur, thus removing the cause of the short. This etch step was found to be useful even in the absence of any n+ shunts. An example is shown in Figure 55 which compares reverse characteristics obtained from typical diodes from two halves of a single wafer. The upper trace, characteristic of diodes which have been gettered, slow cooled but not mesa etched, shows no leakage at low values of reverse bias but exhibits microplasma breakdown starting at 30 volts. The mesa etched devices, on the other hand, do not show any reverse current other than thermionic out to 160 volts where they break down via microplasmas. Evidently our getter cycle does not dissociate and remove all of the heavy metal complexes that are located near the original Si-SiO<sub>2</sub> interface. Etching away the Si near the interface clearly removes the impurities.

The effects of the getter cycle and mesa etching may be seen in statistical fashion by means of Figures 56, 57, and 58. Several otherwise identical wafers were processed in slightly different ways in an attempt to define the most nearly optimal procedure. The reverse bias corresponding to 1 ma leakage  $(10^{-1} \text{ amp/cm}^2)$  was measured for each diode. The results are plotted in Figure 56. Samples 881 and 881E are two halves of a wafer that was gettered but not slow cooled. Sample 881E was mesa etched before barrier formation whereas 881 was not. It is clear that the mesa etching was useful in shifting the distribution to higher breakdown voltages. Samples 883E and 882E were both slow cooled and mesa etched differing only in that the phosphorous glass remained on 882E until after the Pt Si deposition, whereas 883 had its phosphorous glass removed before Pt-Si formation. The time of removal of the phosphorous glass doesn't seem to make any difference. A comparison of 882E or 883E with 881E, however, shows that slow cooling is beneficial. Figure 57 shows a similar distribution for 1.3 $\Omega$  material having lower bulk breakdown which was gettered, slow cooled, and mesa etched. These results are quite similar to those of 883E or 882E. Another comparison is shown in Figure 58. Sample 951 was ungettered but mesa etched, and 952 was gettered, slow cooled, and mesa etched. Again, the combination of gettering, slow cooling, and mesa etching gives the superior results.

The process was thus defined by means of experiments on diodes with  $10^{-2}$  cm<sup>2</sup> area. The original sequence had the getter cycle appearing after



## GETTERED SLOW COOLED NO MESA ETCH



## GETTERED SLOW COOLED MESA ETCHED

Figure 55. Comparison of two diodes showing the effects of mesa etching

ſ



and mesa etching



Figure 57. Distribution of breakdown voltages for  $1.3\Omega$ -cm material



Figure 58. Histograms showing the effects of gettering upon the distribution of breakdown voltages

67

the passivating oxidation. In the course of fabricating the large .6  $\rm cm^2$  size devices, however, we found that yields of large diodes and diode quality were greatly improved by gettering before mesa definition.

An example showing the effects of light mesa etching of large area diodes just prior to barrier formation is presented in Figure 59. Here we show the reverse I-V characteristics of two halves of a single wafer. One half has been lightly etched prior to Pt-Si barrier formation and the other is unetched. The leakage currents of the good diodes in the etched case are clearly far less than those of the unetched halves, corroborating the results obtained for small area devices.



a) MESA ETCHED



2 ma/div 50 V/div

b) MESA UNETCHED

Figure 59. Comparison of the reverse leakage currents for two halves of a single wafer. One half was mesa etched prior to barrier formation and the second half was unetched. The diode area is  $0.6 \text{ cm}^2$ .

### 6.10 Barrier Formation

The barrier is now formed by sputtering 600Å of Pt onto the wafer while keeping the wafer at an elevated temperature. The Pt reacts with the exposed silicon on the mesa tops and the barrier is formed in a way which automatically aligns the metal contact with the SiO<sub>2</sub> passivation. The Pt-Si Schottky metallization covers the entire mesa top, thus preventing edge breakdown.

#### 6.11 Aqua Regia Etch

The unreacted platinum is removed by etching the wafer in hot  $(50^{\circ}C)$  aqua regia; the platinum is dissolved while the Pt-Si is unaffected.

### 6.12 Final Metallization

The Schottky contact is now built up with successive depositions of 5000 Å of Mo,  $1\mu$  of Ni and  $1\mu$  of silver. These were chosen for the following reasons: Mo to seal and protect the thin barrier metal, Ni to serve as a solderable metal and also to act as a barrier to solder penetration, and silver to provide additional conductance and to prevent oxidation of the Ni surface. The Phase II diodes had their backs metallized with 1000 Å of Ti and  $2\mu$  of Au to allow eutectic bonding to tungsten backup plates. The Phase III diode backs were metallized with 1000 Å of Ti followed by  $2\mu$  of silver and  $1\mu$  of gold. This metallization was chosen to permit final soft solder assembly rather than eutectic bonding. The upper metallization is then patterned photolithographically. The etch used was HNO<sub>3</sub>:H<sub>2</sub>SO<sub>4</sub>:H<sub>2</sub>O in the ratios 1:1:3.

### 6.13 Cleave

Diodes are then separated by conventional cleaving.

#### 6.14 Assembly

The Phase II rectifier assembly proceeded in two stages. The final 25 amp diodes have an active area of  $0.6 \text{ cm}^2 (0.307 \text{ in.})^2$  the chip being  $(0.333 \text{ in.})^2$ . Completed, pretested chips were first eutectic bonded to 0.460 inch diameter tungsten backup plates at a bonding temperature of  $500^{\circ}$ C. The resulting subassembly is easy to handle and is thus easily checked for reverse characteristics at this stage. We considered this check to be a desirable one to do since this temperature is the highest one that the

completed diode sees in assembly. We anticipated that this cycle would result in significant losses, and wanted to discard bad diodes before final assembly. We were pleasantly surprised, however, with almost perfect yields through this step.

The completed tested subassembly is then mounted to its copper header and has its top lead applied. A completed assembly is shown schematically in Figure 60. A tungsten top piece  $(0.280 \text{ in.})^2$  is used to spread the current from the copper lead-in wire to the metallized Schottky barrier. The solders used were (a) Au-Sn eutectic to bond the tungsten backup plate to the copper stud, (b) high-lead soft solder to bond the top tungsten piece to the metallized Schottky diodes, and (c) either the soft solder or the Au-Sn to solder the copper lead to the top tungsten piece. The entire assembly of Figure 60 was soldered together in one step by heating it in hydrogen to a



Figure 60. Schematic view of diode assembly

temperature of 350°C. The diode is now ready for standard hermetic sealing. We chose, instead, to encapsulate the mounted diode in silicone rubber, leaving the top Cu lead accessible for measurements. This was done in order to avoid any problems connected with possible contact resistance between the copper lead and the crimped stainless steel tube of the standard package.

We found it possible to assemble large-area mesa Schottky diodes by means of the procedure described without degrading their reverse bias characteristics in any serious way. Figure 61 shows the reverse bias characteristics of two diodes in both initial chip form and after final assembly. Diode 6-1-5 shows no change in leakage current and no effects of assembly except for a slightly higher final breakdown voltage. This is likely due to the field shielding effect of the overlapping contact metallization. Diode 17-1(1,3)also exhibits an increase of breakdown voltage in assembled form. It also shows a slight increase in leakage beyond 70 volts after assembly. As may be seen from the characteristic jogs in the I-V trace of Figure 61(d), this current is due to the onset of microplasma breakdown. We do not understand the reasons for the appearance of microplasmas after assembly, but it is not a common occurrence. In any event, this additional leakage current is not excessive and does not appear to be the factor determining the diode breakdown.

We experienced considerable difficulty with parasitic series resistance in forward bias with many of the large area Phase II diodes assembled in this manner. The details will be presented later in Section 7. Experiments were performed in order to identify the source of the "extra" series resistance and to develop processing and assembly procedures to eliminate it.

A series of samples was prepared from our usual epitaxial substrate  $(\rho \simeq .01\Omega - cm)$  material. No lightly doped Si was grown, as would normally be the case in actual Schottky diode fabrication, but the substrate processing and metallization were varied. Changes in sample resistance due to these variations could thus be studied without their being obscured by the relatively high resistance of an epitaxial layer. Additionally, in this effort we abandoned the eutectic bond chip mount down approach in favor of an all solder assembly. This was done in order to simplify the assembly procedure, to relax the flatness specification on the W backup plate required for uniform, full area, wetting to the Si chip, and to obviate contact resistance problems as will be discussed below.

The processing for the various samples, fabricated in all cases from .01 $\Omega$ -cm antimony doped substrates was as follows:

OC7 - Wafer directly metallized with sputtered Ti (1000 Å), sputtered Ag (1.8 $\mu$ ), and sputtered Au (5000Å) on both top and bottom.

## IERAL 🍘 ELECTRIC



20 VOLT/DIV A. 6-I-5 BEFORE ASSEMBLY



l0 ma/DIV

20 VOLT/DIV B. 6-1-5 AFTER ASSEMBLY



20 VOLT/ DIV C. 17-1 (1,3) BEFORE ASSEMBLY



IO ma/DIV I ma/DIV O.I ma/DIV

20 VOLT/DIV D. 17-1 (1,3)AFTER ASSEMBLY

Figure 61. Comparison of diode reverse characteristics before and after final assembly

- OC8 Wafer directly metallized with evaporated Ti (1000 Å), evaporated Ag (1.8  $\mu$ ), and sputtered Au (5000Å) on both top and bottom.
- OC9 Wafer was subject to heavy phosphorus diffusion ( $N_s = 5 \times 10^{20}$ ) into both top and bottom and Ti, Ag, Au sputtered on both top and bottom.
- OC10 Wafer was phosphorus diffused both top and bottom as OC9 but metallization was evaporated Ti, evaporated Ag, and sputtered Au.
- OC11 Wafer was phosphorus diffused into top and bottom. The initial top metallization was "low temperature" Pt-Si formed in the usual manner directly upon the  $.01\Omega$ -cm material. The top was then metallized with our usual sequence Mo, Ni, Ag with an additional 1000 Å of Au to prevent silver tarnishing. The bottom was metallized with evaporated Ti, Ag and sputtered Au.
- OC12 This wafer was processed exactly as wafer 11 except that the Mo layer was omitted.

These wafers were cleaved into .333" chips and were solder assembled using two different solders, hard eutectic AuSn solder melting at 280°C, and a soft Sn-Pb-Ag solder melting at 180°C. In addition, a sample (OC7) was assembled for which the semiconductor chip was left out, the only resistance thus being that of the metal parts and the solder layers.

Representative results are shown in Figure 62. In every case where the substrate was metallized directly with no additional phosphorus diffusion, the sample current-voltage characteristics showed rectification and high (>5 milliohm) resistance independent of metallization procedure or the solder used.

The reasons for this behavior is due to the relatively low doping  $(5 \times 10^{18})$  in the standard  $.01\Omega$ -cm epitaxial substrate. This concentration is not high enough to allow much tunneling to occur and the relatively high Schottky barrier height to n-Si produces a high impedance contact. Samples which were phosphorus diffused to a surface concentration high enough to permit tunneling  $(5 \times 10^{20})$  on the other hand, showed low resistance characteristics (with exceptions to be discussed below) essentially independent of

ERAL 🍘 ELECTRIC

# SUBSTRATE METALLIZED PHOSPHORUS SUBSTRATE DIFFUSED (ND = 5×10<sup>20</sup>)





9-9











Figure 62. Current-voltage characteristics for representative samples from wafers OC7-OC11. Both polarities of current flow are shown.

,

metallization procedures or the solder used in assembly. A complete summary of the results are given in Table V below. The first number identifies the wafer and the second the sample.

### TABLE V

### ASSEMBLY RESULTS

<u>Sample</u>	Solder	Assembly Temp	R <sub>s</sub> (milliohm)	
OC7-1 7-2 7-3	Au-Sn Au-Sn Pb-Sn-Ag	, 400	15 12 20	
OC8-4 8-5 8-6	Pb-Sn-Ag Pb-Sn-Ag Au-Sn	300 300 360	15 4 7.5	
OC7 ,	No semicondu	No semiconductor		
OC9-8 9-9 9-10	Pb-Sn-Ag Au-Sn Au-Sn	240 360 360	· 1 1 1	
OC10-11 10-12 10-13 10-14	Au-Sn Au-Sn Au-Sn Pb-Sn-Ag	380 350 350 350 350	2 . 8 . 8 . 67	
OC9-15 9-16a 9-16b	Au-Sn Au-Sn	340 340 (reheat 16a to 460)	.75 .75 1.33	
OC11-17 11-18	Au-Sn Pb-Sn-Ag	3 50 280	.625 .65	
OC12-19 12-20 12-21	Au-Sn Pb-Sn-Ag Au-Sn	3 50 3 50 3 50	2.5 .7 4	

The bulk resistance of the epitaxial substrate corresponding to these samples is 0.5 milliohm, which when added to the 0.1 milliohm result for the metal drops obtained from sample OC7, gives an ideal value of 0.6 x  $10^{-3}$  ohm. The results from wafers OC9-OC11 which vary from .65 milliohm to 1 milliohm are thus very close to ideal.

The results from wafers 9 and 10 indicate that there is no advantage to evaporation over sputtering and that the differences between the hard AuSn

75

solder and the soft Pb-Sn-Ag solder are minimal. The results from wafer 11 which has the Schottky metallization and the top contact buildup shows that the presence of the Schottky barrier together with its associated metallization has not introduced any additional parasitic resistance. Wafer 12 gave erratic results due to the fact that, in the absence of the Mo layer, the Ni exerted enough stress on the Si through the Pt-Si film to detach itself in places. In the process it cleaved the silicon indicating excellent adherence between the various metal layers.

There is some indication from these results that it is undesirable to allow the assembly temperature to exceed the Au-Si eutectic temperature of 370°C. This may be seen in the higher resistance of sample OC10-11 as compared with either OC9-10 or OC10-12 and in the increase in the resistance of OC16 after reheat to 460°C. The reasons are connected with the specifics of the Au-Si eutectic alloy cycle. The solubility of phosphorus in Si at any reasonable alloy regrowth temperature is considerably less than the  $10^{20}$ -  $10^{21}$  cm<sup>-3</sup> that can be guenched in from a high temperature diffusion which is necessary, as we have seen, for good ohmic contact. If gold alloving is allowed to take place with the back of the Si chip during assembly the thin (1-2 micron) phosphorus diffused layer may be completely dissolved. Upon cooling the regrown silicon will reject the dopant to the solvent, depleting the surface of the high concentration needed for tunneling. This will lead to an increased contact resistance. The degree to which this takes place will depend upon such factors as (1) depth of the high concentration phosphorus diffusion, (2) the amount of gold solvent available, (3) the alloying temperature, and (4) the specific details of the thermal gradients and rates of cooling during the regrowth process.

We decided to bypass all of these problems in the assembly of the Phase III diodes by using an assembly procedure that maintained in an undisturbed state the high concentration phosphorus layer diffused into the diode back during the getter cycle. In brief, we used solder assembly at low temperatures rather than eutectic bonding.

### 6.15 Capping

The final step in device fabrication is that of capping. We utilized a hermetic resistance weld seal and lead crimp. By contrast with our initial expectations the lead crimp introduced no additional resistance. The reverse characteristics of some diodes, however, were degraded somewhat by the ring seal step. The breakdown voltages were lowered by 10-15 volts. This problem was solved by coating the mesa periphery with a thin layer of a silicone rubber prior to capping. The difficulty was evidently caused by spattering of metal upon the exposed passivating oxide during the ring weld.

## INERAL 🍘 ELECTRIC



1ma/div 10 VOLT/div

## A. PRIOR TO ASSEMBLY



0.5 ma/DIV 10 VOLT/DIV

## B. ASSEMBLED, NOT CAPPED



0.5 ma/DIV 10 V / DIV

## C. ASSEMBLED AND CAPPED

Figure 63. Reverse I-V characteristics of a Phase III, 100 volt diode at various stages of its fabrication

> REPRODUCIBILITY OF THE ORIGINAL PAGE IS POOR

The reverse leakage characteristics of diode 217-3 1, 2 are shown at various stages in its history in Figure 63. The room temperature leakage in chip form prior to assembly is presented in A and the leakage just prior and following capping are shown in B and C respectively. It is clear that there is no substantial change in the leakage throughout the sequence.

.

### Section 7

### RESULTS OBTAINED ON LARGE AREA DIODES

### 7.1 Reverse Bias - Yield and Quality

While barrier parameters were determined from experiments done upon diodes having area  $10^{-3}$  cm<sup>2</sup> and wafer processing procedures were developed using diodes of  $10^{-2}$  cm<sup>2</sup> area, the bulk of our actual wafer fabrication was done for diodes having 0.6 cm<sup>2</sup> area. This is the size appropriate for the 25 amp 200 volt and the 50 amp 100 volt diodes as have been described above. Epitaxial material varying in resistivity from 0.8 to 3.4 $\Omega$ -cm was processed. Thirty-three lots of 3 to 6 wafers per lot have been processed in all. The major focus of effort in the fabrication of large diodes has been on the improvement of reverse characteristics in a manner consistent with providing low forward contact resistance.

The mesa process as initially developed with small  $(10^{-2} \text{ cm}^2)$  diodes was not capable of producing high yields of high quality diodes. Initial yields were at best 1 to 4 diodes per wafer out of a possible 14 per 2-inch wafer. and the reverse characteristics of these diodes were typically soft as shown in Figure 64(a), or leaky from the outset as shown in Figure 64(b). An example of one such early wafer is shown in Figure 65. The I-V characteristics of each of the 14 diodes on the wafer is shown in the picture at the position corresponding to its actual location on the wafer. Most of the diodes break down at low voltages with only four having blocking capability greater than 50 volts. A room temperature reverse bias characteristic of one of these diodes is shown in Figure 64(b) where a nonthermionic component of current is seen even at low voltage. This extra current is not very temperature dependent, increasing, as may be seen in Figure 66, by no more than a factor of 2 at 107°C. While this type of leakage was thus not overly serious insofar as the 100°C reverse leakage specifications were concerned. we felt it desirable to eliminate it and achieve more nearly ideal room temperature reverse currents. Small adjustments were made in the processing sequence which had the eventual result of improving yield, uniformity, and diode quality. The final process sequence resulting was described above in Section 6.

Near the ends of each of the Phase II and Phase III efforts several lots were processed in a disciplined manner. Process variations were not allowed and material was put through in a sustained way in order to get some feeling for reproducibility and yield. A typical wafer from these last lots is shown in Figure 67(a) and the best wafer is shown in Figure 67(b). These wafers show that high-quality diodes can be fabricated even in this large diode size at yields greater than 70 percent.



b

Figure 64. Reverse characteristics illustrating soft characteristics and excess leakage at low voltage

### ERAL 🛞 ELECTRIC



Figure 65. Spatial distribution of reverse diode characteristics for a wafer from one of the early lots



Figure 66. Reverse bias characteristic at 107<sup>o</sup>C for the leaky diode of Figure 34(b). The leakage current is essentially unchanged from its room temperature value.

## REPRODUCIBILITY OF THE ORIGINAL PAGE IS POOR

-7



а



b

Figure 67. Wafer maps of reverse diode characteristics for a typical wafer and for the best wafer from the later lots

.

Figure 68 shows the distribution of breakdown voltages for all the wafers of these last lots. In no case was the yield of diodes having breakdown voltage above 100 volts less than 50 percent. For the best wafer the yield was 93 percent.

The measured breakdown voltage distributions for the large area diodes of the Phase II effort are shown in Figure 69 where a comparison is made between them and  $V_{max}$ , the theoretical maximum value.  $V_{max}$  is the microplasma free bulk avalanche breakdown voltage corresponding to the resistivity of each diode. These results scatter between the lines  $V = 0.5 V_{max}$  and  $V = 0.7 V_{max}$ . Corresponding results for the 100 volt design of the Phase III work are shown in Figure 70. Breakdown voltages for these diodes cluster rather closely about values corresponding to 70 percent of the theoretical  $V_{max}$ . This then would seem to be the proper value for a practical design rather than value of f = 0.8 assumed in Section 5.2.

Many of the diodes exhibited "pushiness" in their room temperature reverse bias characteristics. That is, the device avalanche breakdown slowly moves out to higher values through the course of measurement, finally saturating after a minute or so at values 10 to 20 volts higher than at the outset. This is a well-known phenomenon in reverse biased passivated p-n junctions. It is characteristic of diodes where for one reason or another, avalanche multiplication takes place at the silicon surface where the p-n junction intersects the SiO<sub>2</sub> passivation. As the multiplication process continues, electrons from the avalanching region are accelerated towards the passivating oxide, tunnel into it, and are trapped. These trapped electrons act to reduce the local electric field, thereby allowing greater applied bias to be applied before the avalanche occurs.

We conclude that our "pushy" mesa Schottky diodes likewise have their highest electric field region at the intersection of the Schottky barrier with the passivating oxide. When avalanche breakdown occurs it takes place right there at the periphery of the mesa top. We do not know the reason for this field enhancement at the diode periphery. It may, however, be due to residua heavy metal complexes that are ungettered and that have not been removed by the light mesa etch just prior to barrier formation.

We made careful measurements of the capacity-voltage characteristics of small area  $(10^{-2} \text{ cm}^2)$  test Schottky diodes located on the same wafers as were processed in the fabrication of the 50 A 100 volt diodes. We used these data primarily to obtain the basic material parameters, resistivity and epitaxial thickness needed to calculate the forward resistance of these diodes. Typical results obtained by straightforward differentiation of the experimental C(V) vs. V data are shown in Figure 71. Once available, these curves may be directly integrated to yield experimentally determined values for  $E_{max}$ , the electric field at the metal-Si interface of the Schottky barrier. Values of  $E_{max}$  corresponding to the wafers of Figure 71 are shown in Figure 72.



Figure 68. Distribution of breakdown voltages for wafers processed in a disciplined manner

.



Figure 69. Comparison of actual measured diode breakdown voltages with theoretical maxima for Phase II diodes



Figure 70. Comparison of measured breakdown voltages with the theoretical maxima for Phase III diodes



Figure 71. Carrier concentration vs. distance into the epitaxial region obtained from differentiation of capacity-voltage data



Figure 72. Variation of  $E_m$ , the electric field at the metal-semiconductor interface, with reverse bias

;

As may be seen, the electric field corresponding to the 100 volt reverse breakdown typical of the 50 amp devices obtained from these wafers is a respectable 2.6 x  $10^5$  V/cm. Electric field values at breakdown for all of the 50 amp diodes fabricated fell between 2.4 x  $10^5$  V/cm and 2.8 x  $10^5$  V/cm. This is to be compared with the critical breakdown field of 3.15 x  $10^5$  V/cm for Si at 2 x  $10^{15}$  impurity concentration.

The reverse characteristics of two diodes are shown in Figures 73 and 74. Figure 73 is typical of the results obtained in our early lots, and Figure 74 is typical of the later results. Results are shown for both room temperature and for 125°C. The diode of Figure 73 shows very low leakage at room temperature and an ideal characteristic at 125°C out to approximately 100 volts reverse bias. The reverse current begins at 1 ma near V = 0 and increases to 11 ma at 100 volts. These values are completely accounted for by calculating the thermionic emission current over the Schottky barrier. The low voltage value of 1 ma corresponds to thermionic current over a barrier of 0.79 eV as determined by forward current measurements made on test diodes on the same wafer. The reverse thermionic current increases to 7 ma at 80 volts reverse bias due to 55 my of barrier lowering associated with the barrier field of 1.8 x  $10^5$  v/cm at 80 volts. Above 80 volts, additional nonideal current appears and the diode finally breaks down at 120 volts. Thermionic barrier current is also seen in Figure 73 (b). It is the same magnitude as that in Figure 74, except here it is added to the nonideal leakage component which appears to be unchanged from room temperature. All of the good diodes from the last three lots as well as many of the early diodes exhibited theoretical saturation current out to electric fields of approximately 2 x  $10^5$  v/cm for temperatures above  $100^{\circ}$ C.

In the course of our fabrication of large diodes we processed epitaxial material produced in many separate runs obtained from three entirely different sources. It is not possible for us to come to any precise conclusions about the correlation between epitaxial quality and reverse breakdown. Nevertheless, some comments are in order. As was stated above, we were unable to get reasonable yields from material supplied by one of our sources while getting good results from other suppliers' wafers processed in the same way. We conclude from this that there is some minimum level of epitaxial crystalline quality and purity required for the successful fabrication of mesa Schottky diodes. There was no explicit specification on the crystalline quality of the other two suppliers' material. This leads us to the belief that ordinary, production run material of reasonable quality is adequate for high yield fabrication, and ultrahigh quality is unnecessary.

A specific example buttressing this belief is given in Figure 75 where photomicrographs of several different regions of diode (1, 2) of wafer 17-1 are shown. At least three different kinds of crystalline defect are present in this diode as well as a process-induced defect. Dislocations occurring near and at the mesa edge may be seen in Figure 75(c); dislocation lines are



а



Figure 73. Comparison of room temperature leakage of a leaky diode with that at  $125^{\circ}C$ 



a



Figure 74. Room temperature and 125<sup>o</sup>C reverse characteristics for a nearly ideal diode

GENERAL 🛞 ELECTRIC

## WAFER 17-1 (700X) DIODE 1,2



a) FINE GROWTH DEFECT



b) PINHOLE IN Si3N4



c) DISLOCATIONS



## d)EXTENDED DISLOCATION NETWORK

Figure 75. Photomicrographs of various crystalline defects that do not contribute leakage current

visible in Figure 75(d); and unidentified fine scale growth defect is shown in Figure 75(a); and a hole in the mesa caused by a pinhole in the Si<sub>3</sub>N<sub>4</sub> layer is evident in Figure 75(b). Notwithstanding all these defects, this diode is the best diode of wafer 17-1, exhibiting voltage breakdown greater than 130 volts. This may be seen in Figure 76(a). Needless to say, there are defects that will result in shorted diodes. Each of the diodes of wafer 17-1 that exhibit low voltage breakdown; (4, 1), (4, 2), and (5, 3), has a gross defect associated with it. Diode (5, 3) has had a corner chipped off [Figure 76(b)], diode (4, 1) has an epitaxial growth hillock [Figure 76(c)], and (4, 2) shows an assembly of micron-sized defects which may be impurity precipitates localized in a well-defined area [Figure 76(d)].

### 7.2 Forward Characteristics

Detailed forward I-V characteristics for three assembled diodes are given in Figures 77 and 78. Diode 2-15-3, shown in Figure 77, was fabricated on 1  $\Omega$ -cm epitaxial material 10 $\mu$  thick. The current increases at room temperature exponentially with applied voltage from 10 $\mu$  amp to 1 amp forward at the rate of 64 mv per decade. This leads to an ''n'' value in the expression

$$I = I_s \exp \frac{qv}{nkT}$$

of 1.08. Above 1 amp the current increases less rapidly than exponentially due to the series resistance of the diode. The measured value of series resistance,  $R_s$ , obtained from the data of Figure 77 is 2.4 x 10<sup>-3</sup> ohm. The value of the semiconductor bulk series resistance calculated from the measured resistivity and epitaxial thickness is 1.8 x 10<sup>-3</sup> ohms. This Schottky rectifier is thus near ideal in its forward characteristics; having an "n" value close to unity, and exhibiting a series resistance very close to the bulk value. This diode has current handling capability greater than 100 amp since its epitaxial voltage drop is so small.

Diode 6-1-4, shown in Figure 78, was made on  $2.9\Omega$ -cm epitaxial material  $12\mu$  thick. The "n" value in this case is 1.07, and the measured ohmic series resistance is  $6 \times 10^{-3}$  ohms. This value, once again, corresponds very closely to the value of  $5.8 \times 10^{-3}$  ohms calculated from the resistivity and thickness of the epitaxy. A comparison of this diode with 2-15-3 shows how much more serious the parasitic epitaxial voltage drop is for this higher resistivity. Also shown in Figure 78 is the I-V characteristic of diode 17-1-(1,3). This diode is quite similar in construction to 6-1-4. The epitaxy here is 3.2 ohm-cm  $11.3\mu$  thick, giving a diode epitaxial resistance of  $6 \times 10^{-3}$  ohms. The forward characteristic of this diode, however, is far from ideal. Current rises exponentially with applied voltage at the reasonable rate of 63.8 mv per decade for an "n" of 1.06. The measured series resist-ance in this case, however, is 25 milliohms.

### GENERAL BELECTRIC

REPRODUCIBILITY OF THE ORIGINAL PAGE IS POOR



a) WAFER 17-1



Figure 76. Wafer map of reverse diode characteristics for wafer 17-1 and photomic rographs of gross defects in shorted diodes



Figure 77. Forward bias I-V characteristics for relatively heavily doped diode 2-15-3



Figure 78. Forward I-V characteristics of two diodes demonstrating the effects of extra series resistance

There is clearly extra resistance in this rectifier over and above that of the epitaxial silicon which introduces very large parasitic voltage drops at high currents. At 10 amp, for example, the series drop for this rectifier is 250 mv, more than four times the proper value.

This additional resistance showed up on many, but not all, of the assembled Phase II diodes. Independent measurements of the epitaxial thickness and resistivity were made on test elements from most of the wafers that yielded finished, assembled diodes. Table VI lists these values and the epitaxial resistance,  $R_{epi}$ , derived from them together with the experimental values of  $R_s$ , the diode series resistance. As may be seen, the measured resistance for these diodes ran, on occasion, more than twice the values expected. The source of this difficulty and its erratic nature was identified by the series of experiments described in Section 6.14 above. The parasitic resistance was due to insufficient dopant at the back chip contact to permit tunneling to take place.

This problem was solved by the change to the all-solder assembly procedure described in Section 6.14 and by the care we took to maintain the dopant concentration at the wafer back at a value greater than  $10^{20}$  cm<sup>-3</sup>. Figure 79 is a histogram of the measured resistances of the approximately sixty, 50 ampere, Phase III diodes assembled in this way. The resistance



Figure 79. Distribution of normalized resistance for finally assembled Phase III diodes

### TABLE VI

**RESISTANCE OF MOUNTED DIODES** 

Diode No.	Measured Resistance (milliohm)	ρ (ohm-cm)	t (microns)	R <sub>epi</sub> (milliohm)
1-34-2 1-34-3	2 2	0, 77	11.5	1.5
2-15-3	2.4	1	· <b>11</b>	1.8
6-1-1 6-1-2 6-1-3 6-1-4 6-1-6	10 6 6 7	2.9	12	5.8
6-2-1 6-2-2	10 10	2.9	12	5.8
6-3-2 6-3-3 6-3-4 6-3-6	8 8 8 7	<b>2.</b> 9	11	5,3
6-5-4	10	2.9	12	5,8
7-1-3 7-1-5	15 15	3.0	13	6.5
7-4-1 7-4-2 7-4-4 7-4-6 7-4-8	13 9 7 9 7	3.0	13	. 6.5
7-5-1 7-5-2	9 7	3.0	13	6.5
17-1(1,2)	16	3.2	11.3	6
17-1(1,3)	25			6
17-4(2,2)	15	3.4	11.5	6.5

was measured at 50 ampere forward current and was normalized to the value calculated from the measured epitaxial thickness and doping concentration. The results from the seven wafers represented here fall within 20 percent of the expected values. The resistances measured for diodes originating from

95

any single wafer were even more consistent, typically varying by no more than 5 percent.

The forward I-V characteristics of the 50 A Phase III diodes were very close to ideal. The measured values of current and bias followed the ideal thermionic expression,

$$I = I_{s} \left[ \exp \left( \frac{qV}{nkT} \right) - 1 \right]$$

to within the precision of measurement (1 percent in current and 2 mv in voltage) over the five decades of current from several microamps to several hundred milliamps where series resistance can be neglected. The values of n obtained are all quite close to 1.0. Their distribution is shown in Figure 80



Figure 80. Distribution of "n"

### 7.3 Test Results

Each of the diodes delivered was characterized in both forward and reverse directions. The results for the Phase II diodes are presented in tabulated form in Table VII. Data presented are: (1) detailed current-voltage characteristics out to 40 amp forward; (2) measured value of diode series resistance; (3) calculated value of epitaxial resistance for those wafers
# REPRODUCIBILITY OF THE ORIGINAL PAGE IS POOR

•

# TABLE VII

.

# ELECTRICAL CHARACTERISTICS OF PHASE II DELIVERED DIODES

V (mv)														
(1)														
I (amp)	1-34-2	1-34-3	1-35-2	6-1-1	6-1-2	6-1-3	6-1-4	6-1-6	6-2-1	6-2-2	6-3-2	6-3-3	6-3-4	
1x10 <sup>-3</sup>	225	236	214	221	170		215		229	231	215	221	234	
2	247	256	238	247	210	214	238	164	248	248	249	247	253	
4	266	274	257	268	242	244	257	218	266	266	279	271	273	
1x10 <sup>-2</sup>	291	302	282	296	276	279	283	261	290	291	314	303	298	
2	312	321	304	317	300	299	303	286	310	311	338	325	318	
4	331	339	325	337	323	319	323	310	329	330	358	346	338	
1x10 <sup>-1</sup>	355	364	347	363	348	345	347	338	354	355	386	373	363	
2	374	383	367	384	368	364	367	357	373	374	407	394	382	
4	399	402	387	405	389	384	387	378	394	395	429	415	404	
1x10 <sup>0</sup>	421	429	416	437	419	414	416	408	424	426	459	445	434	
2	442	450	440	467	450	440	442	435	450	453	486	471	459	
4	465	474	468	510	475	472	474	467	484	488	522	506	494	
8	495	504	503	572	522	519	519	514	535	540	565	553	542	
10	507	512	522	600	539	537	538	534	554	561	584	571	560	
20	549	552	584	710	638	610	610	607	635	643	• 649	642	634	
40	615	614	674	865	694	695	697	694	730	740	724	72 <u>4</u>	718	
(2)														
R <sub>S</sub> (mΩ)	2	2	6	10	6	6	6	7	10	10	8	8	8	
(3)														
R <sub>epi</sub> (mΩ) (4)	1.5	1.5		5,8	5.8	5.8	5.8	-5.8	5.8	5.8	5.3	5.3	5.3	
V (50 ma) 23°CM	76	- 66	86	·112	110	115	105	104	95	110	117	108	1 <b>02</b>	
(5) V (50)≻100 <sup>0</sup> C (6)						112	,	108		110	110	125	120	
V <sub>ext</sub> (25 amp)	518	510	497,	497	507	503	499	490	502	503	538	527	515	
Vm	85	85	,	245							235	_		
f	. 89	. 78	,	.46	,45	. 47	. 43	. 44			. 50	. 53	. 51	
-								•						
<u></u>										<u></u>				-
37 ()														
V (mv)		0 5 4												
1 (amp)	0-3-0 309	0-0-4 000	7-1-3	402 7-1-2	7-3-1	7-3-2	7-4-1 20c	7-4-2	7-4-4	7-4-0	7-4-8	7-0-1	7-5-2	
1810	244	220	212	203	149	211	406			-		206	227	
2	244	244	230	864 040	202	440	438	491	954	461 950		230	249	
4 1w10=2	200	204 194	249	446 967	226	212	403	201 176	494	200		204	203	
1X10	490	200	4 14	201	210	100	483	210	232	604 010	061	201	290	
4	310 996	300	293	200	304	341	363	300	340	313	201	204	220	
4 110 <sup>-2</sup>	200	320	990	300	349	349 00¢	201	333 969	200	344 760	351	944 150	331 263	
2	302	300	359	254	300	310	205	204	- 200 - 200	200	276 .	350	302	
4	402	201	201	277	414	353 495	409	302	JUJ 119	550 A1A	400	202	402	
4	400	494	107	414	440	400	449	440	410	445	400	424	498	
1	400	469	440	414	440	400 619	440 ARC	440	440	440	400	347	404	
2	400	400	440	440	514.	314 600	410	500	409 500	514	404	409	405	
4	491	491	490	490	J92 200	210	500	500	500	51-2	434 549	450 4	43J 540	
8	538	548	54Z	510	708	679 679	096	504	554	200	044 500	900 675	040 500	
10	000 000	010	793	004 #96	790	411	040	270	250	600	202	010 470	649	
2U 40	020	000	110	140	907	000	004	440 010	000	70U 70F	000	010 014	040	
4U B (m O)	108	102	690 15	870 15	080.1	1.042	12	118	739	001	124	014 0	143	
$n_{S}(m_{M})$	1 5 2	10	15	с к 10	30	44	10 6 F	9 4 5	( 6 5	7 6 5	1. 85	5 6 5	і 6 Б	
Rept (mst)	1204	100	0.0	0.0	110	- 120	0,0 115	110	0.0 199	115	0,0	102	120	
v (50) maj 25°CM	120A	104	105	102	114	195	109	109	100	110	110	110	120	
* (00) *100°C	140A	105	100	102	5977	244	596	100 170	591	421	520	507	520	
vext (20A) mv	J10 '	490	400	409	927	543	940	J40	001	551	040 960	501	560	
<sup>v</sup> m	<b>6</b> 1					•	400	49	47	44	400	49	/F	
1	. 31						. 44	. 10	. 41	- ····	.46		. 10	

measured: (4) the reverse bias at which the current is 50 ma at room temperature; (5) the reverse bias at which the current is 50 ma at temperatures greater than  $100^{\circ}$ C measured prior to final assembly; (6) the barrier drop at 25 amp forward obtained by subtracting the ohmic drop from the measured diode bias at 25 amp; (7) V<sub>max</sub>, the theoretically maximum breakdown voltage, and (8) f, the ratio of V (50 ma) to V<sub>max</sub>.

The results for the 50 A Phase III diodes are presented in tabulated form in Table VIII. The data presented here include: (1) the measured Schottky barrier height before and after capping; (2) n, the ideality factor; (3) measured ohmic resistance at 50 amp; (4) calculated ohmic resistance; (5) thermal impedance; (6) the detailed I-V characteristic from  $10^{-5}$  amp to 50 amp; (7) V<sub>m</sub>, the theoretical bulk breakdown value; and the measured values of reverse bias corresponding to 6 ma reverse leakage for the diodes; (8) in chip form; (9) after assembly; (10) after capping; (11) after capping and at  $100^{\circ}$ C.

The capping step had essentially no effect upon the diode forward characteristics. The barrier heights before and after capping of the diodes delivered are given in Table VIII and those of all the diodes assembled are shown in Figure 81. In almost all cases the change in  $\phi$  came to less than 5 millivolts. The capping had no effect at all upon either the ideality factor or the series resistance.

We measured the thermal impedance (from barrier to stud) of some of the Phase III diodes. The results are given in Table VIII and Figure 82. Values obtained clustered about 0.2 (°C-cm<sup>2</sup>/watt), less than twice the impedance expected from the tungsten backup plate. We thus conclude that our assembly procedure is a good one.

The distribution of barrier heights obtained with finished diodes is shown in Figure 83. Values appear to be uniformly spread over a 50 mv range. We have identified the source of this variability as non-uniform heating of wafers in the course of barrier formation or metallization. This may be seen explicitly in Figure 84 where diode barrier heights are plotted vs. position as one goes from left to right across the wafer. Higher barrier heights are associated with the left side of the wafer which is always hotter in our vacuum system due to radiative heating from the filament generating the plasma discharge. The barrier heights range upwards to the 0.85 appropriate to conventional platinum silicide. More uniform temperatures will tighten the distribution to 10 mv.

# -TABLE VIII

# ELECTRICAL CHARACTERISTICS OF PHASE III DELIVERED DIODES

		Barria		Measured	Colouistod	Thermal	Foward Bias (mr)									Reverse Bias for 6 ma (volts)					
Diode	No.	Height (millivo)	Ideality t) Factor	at 50A (milliohms)	Resistance (milliohms)	$(\frac{\text{degrees-cm}^2}{\text{watt}})$	10 <sup>-5</sup>	10 <sup>4</sup>	10-3	10 <sup>-2</sup>	10 <sup>-1</sup>	1	10	20	40	50	Vm	Chip Form	Assembled	Capped T=25°C	Capped T=100°C
214-1	4,3	794	1.04	4.0	3.8		098	158	220	280	337	412	529	602	700	740	160	110	120	100	105
214-6	$1, 3 \\ 3, 3$	79 790 79	3 1.10 4 1.03	4.1	3.7	. 19	103 98	$165 \\ 157$	232 219	297 280	$363 \\ 343$	442 410	568 522	625 590	710 690	730 710	155	98	105	105	110 107
215-1	3,2 4,4 5,2 5,3	792 80 794 79 797 80 793 80	0 1.06 2 1.03 4 1.04 4 1.05	4.2 4.0 4.0 4.1	4.0	.22	101 096 100 110	165 156 162 170	228 218 226 233	290 278 288 295	347 341 352 358	422 409 422 428	538 516 540 544	610 582 608 612	710 680 710 700	740 710 730 730	160	100 85 98 100	100 100 110 100	105 88 110 100	100 112 - 105 102
215-2	2,1 2,2 3,2 3,3 4,1 4,3 5,2	828 84 842 84 827 82 812 81 826 83 804 80 813 81	1 1.06   3 1.06   7 1.06   4 1.05   5 1.06   7 1.04   1 1.06	3.8 3.8 4.0 4.2 3.6 4.0 3.7	<b>4.</b> 4	. 18 . 18	150 152 134 120 145 111 118	213 214 196 181 207 171 179	274 276 259 243 269 233 242	338 340 323 305 333 295 305	401 397 386 368 397 357 369	469 473 457 438 466 426 439	581 587 575 554 579 537 555	645 650 644 624 642 605 624	730 730 720 710 720 700 710	750 760 760 730 760 730 740	165	120 110 110 110 120 110 100	105 110 115 120 120 110 110	105 100 105 120 110 120 105	120 103 110 >120 >110 >120 - 110
215-3	1,3 2,3 2,4 3,2 4,3 4,3 4,4 5,2	84 83 82 81 833 83 80	2 1.05 6 1.06 8 1.06 5 1.09 3 1.06 5 1.05 8 1.07	2.7 2.5 2.5 2.4 2.9 2.7 2.9	3.3	.24	149 146 147 137 121 142 116	211 208 210 200 182 204 178	272 270 272 267 245 266 242	334 335 336 332 308 330 305	396 398 399 396 371 394 369	462 467 464 466 440 462 438	558 568 560 565 541 568 536	605 618 612 . 615 596 622 590	670 674 670 672 664 690 660	690 694 693 685 720 683	170	105 115 100 110 115 105 100	110 100 100 100 115 115 100	105 110 100 105 100 110 100	116 106. >100'. 110 115 >110 105
215-4	1,2 2,1 2,3 3,2 5,3	82 81 81 814 81 82	1 1.06 6 1.09 7 1.09 0 1.06 0 1.06	2.9 2.6 2.9 3.1 3.0	<b>3.</b> 4 ·		129 125 118 120 129	190 191 181 180 190	253 255 246 243 253	316 319 312 304 317	37 <del>9</del> 383 376 367 380	447 452 447 436 449	`545 548 545 536 549	596 595 605 589 602	660 660 670 660 670	, 690 680 700 680 700	170	90 95 105 105 100	100 95 105 105 105	95 95 110 95. 105	100 <sup>°</sup> 102 >110 99 110 <sup>°</sup>
217-3	1,2 1,3 3,5 4,3 4,4	845 84 844 84 834 83 84 84	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	3.1 3.2 3.1 3.3	3.6	.24 .20 21 .37 .25	152 149 137 153 154	216 213 199 211 217	278 275 262 278 278	342 338 325 343 343	406 402 389 406 406	475 471 457 475 475	584 579 558 580 580	538 636 612 635 640	705 700 690 705 705	730 730 710 730 730 730	160	110 105 95 105 100	110 - 110 95 110 100	110 115 95 110 100	120 110 102 115 105 \

REPRODUCIBILITY OF THE ORIGINAL PAGE IS POOR



Figure 81. Barrier heights for assembled diodes before and after capping



Figure 82. Thermal impedance for finished Phase III diodes



Figure 83. Distribution of barrier heights obtained with 0.6  $\mathrm{cm}^2$  diodes



Figure 84. Variation of barrier height across the wafer

#### Section 8

## **REVERSE RECOVERY TIME**

It is extremely difficult to measure short recovery times at large current values. We therefore did not measure the reverse recovery times of the final large rectifiers. We did, however, measure recovery times for several smaller  $(10^{-2} \text{ cm}^2)$  mesa Schottky rectifiers that were processed in exactly the same manner as were the large diodes. These measurements were made at current density equal to or greater than the 42 amp/cm<sup>2</sup> corresponding to the rated 25 amp of the large diodes. A typical result is shown in Figure 85. The circuit used for the measurement is also shown. The diode header used was not properly matched to  $50\Omega$ , so severe reflections are seen. Nevertheless, there is a small difference between the zero reverse bias and the 10 volt reverse bias current waveforms.

The -10 volt curve lies below the zero bias curve after the forward current pulse ends indicating a small amount of charge being swept out by the -10 volt reverse bias. There is thus some small amount of minority carrier insertion. This reverse recovery current is, however, gone within 20 to 30 nsec.



Figure 85. Reverse recovery after 60  $A/cm^2$  forward pulse

102

## Section 9

# SUMMARY AND CONCLUSIONS

Our progress in Schottky diode development to date may be summarized as follows:

#### 9.1 Barrier Fabrication

We have developed manufacturable, reproducible methods for fabricating Schottky diodes and for the metals W, Al, low temperature Pt-Si and conventional Pt-Si.

#### 9.2 Barrier Height Measurements

Barrier heights for the above metals have been determined for the major crystallographic directions of n-silicon.

#### 9.3 Barrier Lowering

Barrier lowering under reverse bias for W, Al, and low temperature Pt-Si has been measured allowing us to accurately predict reverse junction leakage for any specific diode design.

#### 9.4 Processing

We have developed a processing sequence which results in the fabrication, at high yields, of large area  $(0.6 \text{ cm}^2)$ , high-quality, mesa geometry Schottky diodes exhibiting only thermionic leakage current. This process has worked successfully on several different lots of epitaxial material obtained from several sources.

#### 9.5 Practical Breakdown Values

Test data for large area mesa diodes show that under practical processing conditions avalanche breakdown occurs at reverse voltages that are between 50 and 80 percent of the theoretical values. The value of 70 percent represents a practical design limit.

# 9.6 Effects of Assembly on Reverse Characteristics

We have demonstrated the feasibility of an assembly procedure which does not degrade the reverse characteristics of near ideal Schottky pellets of large area.

# 9.7 Diode Resistance

We have demonstrated that it is feasible and practical to assemble power Schottky diodes exhibiting ohmic resistance within a few percent of the theoretical epitaxial value.

## 9.8 Effects of Assembly on Forward Characteristics

.

We have developed an assembly procedure which reproducibly yields low resistance contacts to large area Schottky pellets.

# 9.9 Applications Areas

A theoretical study has been performed which broadly indicates the range of voltage and frequency for which Schottky power rectifiers are more efficient than junction devices.

#### Section 10

#### REFERENCES

- Schottky, W., Naturwiss <u>26</u>, 843 (1938); Z. F. Phys. <u>113</u>, 367, 1939; Schuttky, W., and Spenke, E., Wiss. Veroff. a. d. Siemens-Werken <u>18</u>, 225, 1939.
- 2. A brief description of barrier formation is given, for example, by Lepselter, M. P., and Andrews, J. M., in "Ohmic Contacts to Semiconductors," Schwartz, B., ed., p. 159, Electric Chem. Soc., 1969. See also Mead, C. A., Sol. State Elec. 9, 1023, 1966.
- 3. Bardeen, J., Phys. Rev. 71, 717, 1947.
- 4. Archer, R.J., and Atalla, M.M., Am. Acad. Science N.Y. <u>101</u>, 697, 1963.
- 5. Crowell, C. R., Shore, H. B., and LaBate, E. E., J. Appl. Phys. <u>36</u>, 3843, 1965.
- 6. Sze, S. M., Crowell, C. R., and Kahng, D., J. Appl. Phys. <u>35</u>, 2534, 1964.
- 7. Lepselter, M. P., and Andrews, J. M., in 'Ohmic Contacts to Semiconductors,' Schwartz, B., ed. p. 159, Electric Chem. Soc., 1969.
- 8. Crowell, C.R., Sol. State Elec. 8, 395, 1965.
- 9. Crowell, C.R., and Sze, S.M., Sol. State Elec. 9, 1035, 1966.
- 10. See, for example, Goodman, A. M., J. Appl. Phys. 34, 329, 1963.
- 11. Moll, J.L., and VanOverstraeten, R., Sol. State Elec. 6, 147, 1963.
- 12. Kennedy, D. P., and O'Brien, R. R., IBM J. 10, 213, 1966.
- 13. Davies, R. L., and Gentry, F. E., IEEE Trans. Electron Devices <u>ED-11</u>, 313, 1964.
- 14. Heymann, H., and Petruzella, J., "The Development and Fabrication of a Power Schottky Diode," Final Report, Contract NAS 12-1230, 1969.
- 15. Gutknecht, P., and Strutt, M.J.O., Appl. Phys. Letters 21, 405, 1972.

- 16. For a description of the procedure followed in specifying  $\rho$  and  $\ell$  for a given voltage breakdown measurement see Sze, S. M., <u>Physics of Semi-conductor Devices</u>, Wiley, New York, 1969, or Hoenisen, B., and Mead, C. A., Solid State Electronics 14, 1225 (1971).
- 17. Cordes, L., and Garfinkel, M., Record IEEE Power Electronics Specialists' Conference (205), 1974.
- 18. Cordes, L., and Garfinkel, M., to be published.
- 19. Benda, H., and Spenke, E., Proc. IEEE 55, 1331 (1967).
- 20. Herlet, A., Solid State Electronics 11, 717 (1968).
- 21. Hall, R. N., Proc. IRE 40, 1512 (1952).

#### DISTRIBUTION LIST

# Contract NAS 3-16749 NASA CR-134925

#### (One copy each unless otherwise noted)

# National Aeronautics and Space Administration

Lewis Research Center							
21000 Brookpark Road							
Cleveland, OH 44135							
Attn: D.J. Shramo	M.S.	3-3					
H.W. Plohr	M.S.	54-1					
P.A. Thollot	M.S.	54-4					
I.T. Myers	M.S.	54-4					
G.R. Sundberg	M.S.	54-4					
S.T. Gooder	M.S.	54-4					
B.L. Sater	M.S.	54-4					
J.F. Been	M.S.	54-1					
A.G. Birchenough	M.S.	500-202					
R.J. Frye	M.S.	54-4					
J.E. Dilley	M.S.	500-313					
J.H. Shank	M.S.	54-4					
G. Handel	M.S.	6-2					
D. Morris, Librarian	M.S.	60-3					
A. Dill, Report Control	M.S.	5-5					
P.E. Foster, TU Office	M.S.	3-19					
R & QA Off.	M.S.	500-211					
N.T. Grier	M.S.	54-4					
J.E. Triner	M.S.	54-4					
NTAGA II - 1							

30

NASA Headquarters Washington, DC 20546 Attn: RP/J. Lazar RS/P.N. Herr Librarian

Goddard Space Flight Center Greenbelt, MD 20771 Attn: C.M. MacKenzie Librarian

.

M.S. 11-C1

. D2

.

George C. Marshall Space Flight Center Marshall Space Flight Center, AL 35812 Attn: J. Felch A. Holladay W.B. White Librarian	EC13 EC43 EC23
Limarian	• ,
Lyndon B. Johnson Space Center	
Houston, TX 77098	БС9
Attn: F.E. Eastman	EG5
Librarian	
Ames Research Center	
Moffett Field, CA 94035	
Attn: N.S. Johnson	M.S. 210-10
Librarian	
Langley Research Center	
Hampton, VA 23365	
Attn: H.H. Youngblood	M.S. 488
W.J. Alford	M.S. 184
Librarian	
Flight Research Center	•
P.O. Box 273	
Edwards, CA 93523	
Attn: Librarian	
John F. Kennedy Space Center	<i>.</i> .
Kennedy Space Center, FL 32899	
Attn: IS-DOC-1L/Librarian	
Jet Propulsion Laboratory	
4800 Oak Grove Drive	
Pasadena, CA 91103	
Attn: H. Leighty	M.S. T-1180-2
T.J. Williams	M.S. 98-220
Librarian	
Scientific & Technical Information Facilit	у
P.O. Box 33	
College Park, MD 20740	
Attn: Acquisitions Branch	

•

10

•

.

.

•

.

Headquarters, United States Air Force Washington, DC 20330 Attn: AFRDQ/Lt. Col. R.H. Blinn, Jr.

Department of the Air Force Wright-Patterson Air Force Base, OH 45433 Attn: AFAPL/POD Capt. T. Morrow AFAPL/POD G.N. Kevern

Commander, Department of the Air Force Rome Air Dev. Center Griffiss Air Force Base, NY 13440 Attn: H.L. Beard

Naval Air Systems Command Department of the Navy Washington, DC 20360 Attn: AIR 5335/Phil Binderman AIR 53682/B.E. Wright AIR 5368/W.T. Beatson

Power Systems Group Department of the Navy Washington, DC 20360 Attn: Cmdr. H.L. Lewallen

Naval Research Laboratory Department of the Navy Washington, DC 20390 Attn: B.J. Wilson (Code 5222) J.P. O'Connor

Naval Air Development Center Department of the Navy Johnville, PA 18974 Attn: R.H. Ireland, AVTD, VTYE Joe Triolo, AVTD, VTYE

U.S. Naval Ship Research & Developmen Annapolis, MD 21402 Attn: Carl Kellenbenz (Code 2771)

Naval Ship Engineering Center Department of the Navy Hyattsville, MD Attn: Paul Humin D4.

United States Army Mobility Equipment Research & Development Center Fort Belvoir, VA 22060 Attn: E. Relmers L.D. Gaddy, Jr.

Commanding General U.S. Army Electronics Command Fort Monmouth, NJ 07703 Attn: AMEL-TL-BS/G.W. Taylor AMEL-TL-S/B. Reich

Department of Transportation Federal Aviation Administration Washington, DC 20590 Attn: RD-700/G.P. Bates, Jr. C.C. McDonald

Department of Transportation Transportation System Center 55 Broadway Cambridge, MA 02142 Attn: Frank Raposa

M.S. TMP

Advanced Research Project Agency The Pentagon Washington, DC 20325 Attn: John Huth

Department of Commerce National Bureau of Standards Washington, DC 20234 Attn: F.F. Oettinger

Naval Civil Engineering Laboratory Port Hueneme, CA 93043 Attn: H.H. Kajihara

University City Science Institute Power Information Center Rm 2107 3401 Market Street Philadelphia, PA 19104 Attn: Col. P. Balas (Ret.) A1 Research Manufacturing Company 2525 W. 190th Street Torrance, CA 90509 Attn: C.H. Lee

Bendix Electric Power Division Highway 35 Eatontown, NJ Attn: W. Spencer

Boeing Company Aerospace System Division P.O. Box 3707 Seattle, WA 98124 Attn: A.W. Schmidt

M.S. 47-18

Delco Electronics General Motors Corporation 6767 Hollister Ave. Goleta, CA 93017 Attn: J.F. Britt

Delta Electronic Control Corp. 1701 Pomona Street Costa Mesa, CA 92627 Attn: C.W. Jobbins

Electrical Engineering Department Duke University Durham, NC 27706 Attn: T.G. Wilson

Electro-Development Corporation 16700 13th Ave., West Lynnwood, WA Attn: R.J. Ullakko

General Dynamics Corp. Convair Aerospace Division P.O. Box 748 Fort Worth, TX 76101 Attn: A.J.K. Carline D6

General Electric Company Corporate Research & Development Schenectady, NY 12301 Attn: R.H. Guess J. Harnden

General Electric Company Missile & Space Division Valley Force Space Center P.O. Box 8555 Philadelphia, PA 19101 Attn: J.H. Hayden

General Electric Company Semiconductor Products Department Auburn, NY 13021 Attn: D. Wooley F. Gentry

IBM Corporation Components Division Lab. E. Fishkill Facility Hopewell Junction, NY 12533

Hughes Aircraft Company Space Systems Division El Segundo, CA 90245 Attn: D. Garth

International Rectifier Corp. Semiconductor Division 233 Kansas Street El Segundo, CA 90245 Attn: W. Collins

LTV Aerospace Corp. Vought Missiles & Space Co. P.O. Box 5907 Dallas, TX 75222 Attn: C.M. Jones

Lockheed Missiles & Space Company P.O. Box 504 Sunnyvale, CA 94088 Attn: J.G. Wenzel

Martin-Marietta Corp. Denver Division P.O. Box 179 Denver, CO 80201 Attn: E. Buchanen W.B. Collins S-0455 R. Stewart **S-0455** McDonnell Douglas Astronautics Co. 5301 Boisa Ave. Huntington Beach, CA 92647 Attn: W.E. Murray A3-830 M.S. 13-2 McDonnell Douglas Astronautic Co. P.O. Box 516, Dept. E454 St. Louis, MO 63166 Attn: J. Gilbert Bldg. 106/2 M.S. 074 North American Rockwell Corporation Los Angeles International Airport Los Angeles, CA 90009 Attn: V.N. McLaughlin Power Electronics Associates 18839 Timber Lane Fairview Park, OH 44126 Attn: F.C. Schwarz **RCA/Electronic** Components New Holland Avenue Lancaster, PA Attn: R.E. Reed Rockwell International Corp. Columbus Aircraft Division 4300 E. Fifth Ave. Columbus, OH 43216 Attn: J. Riddell, III RCA Solid State Division Box 3200 Somerville, NJ 08876 Attn: E. McKeon

D7

## GENERAL 🍘 ELECTRIC

D8 /

Solitron Devices, Inc., Semiconductor Group 1177 Blue Heron Blvd. Riviera Beach, FL 33404 Attn: S. Hollander

Electrical Engineering Department University of Pittsburgh Pittsburgh, PA 15261 Attn: H.B. Hamilton

National Electronics, Inc. Geneva, IL 60134 Attn: Librarian

Power Semiconductor 90 Munson Street P.O. Box 296 Devon, CT 06460

Texas Instruments, Inc. P.O. Box 5012 Dallas, TX 75222 Attn: Librarian

TRW, Inc. TRW Systems Group Ona Space Park Redondo Beach, CA 90278 Attn: Gene Berkery John Bless Morris Chester

M1/1338 82/2367 82/23671

United Technology Center Division of United Aircraft Corp. Sunnyvale, CA 94088 Attn: B.R. Felix

University of Pittsburgh Electrical Engineering Department Pittsburgh, PA 15261 Attn: H.B. Hamilton

Westinghouse Electric Corporation Research & Development Center Beulah Road Pittsburgh, PA 15235 Attn: D. Page P.L. Hower Naval Sea Systems Command Department of the Navy Washington, D.C. 20362 Attn: NAVSEA-03314/Mr. Arthur Chakin

· ·

.

.