

General Disclaimer

One or more of the Following Statements may affect this Document

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.
- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.
- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.
- This document is paginated as submitted by the original source.
- Portions of this document are not fully legible due to the historical nature of some of the material. However, it is the best reproduction available from the original submission.

ELECTRICAL CHARACTERIZATION OF HUGHES HCMP 1852D AND RCA CDP1852D 8-BIT, CMOS, I/O PORTS

JUNE 1979

(NASA-CR-162159) ELECTRICAL
CHARACTERIZATION OF HUGHES HCMP 1852D AND
RCA CDP1852D 8-BIT, CMOS, I/O PORTS Final
Report (Hughes Aircraft Co.) 48 p
HC A03/MP A01

N79-31961

Unclas

CSCL 09B G3/60 31900

AEROSPACE GROUPS

HUGHES

HUGHES AIRCRAFT COMPANY
CULVER CITY, CALIFORNIA



JPL Subcontractor Report

JPL FILE NO. 9950- 157

TITLE ELECTRICAL CHARACTERIZATION OF HUGHES HCMP 1952D AND RCA CDP1852D
8-BIT, CMOS, I/O PORTS

AUTHOR(S) R. L. Stokes

SUBCONTRACTOR Hughes Aircraft Company: Technology Support Division

SUBCONTRACTOR REPORT NO. Final Report (Hughes Report No. FR-79-76-869)

REPORT DATE June, 1979 PERIOD COVERED ---

JPL CONTRACT NO. 954789, Modification 1 PAGE COUNT ---

8/15/79kw

4 copies: 2-NASA, 2-Vellum

This document has been released for external distribution.

ELECTRICAL CHARACTERIZATION OF
HUGHES HCMP 1852D and RCA CDP1852D
8-BIT, CMOS, I/O PORTS

FINAL REPORT

June 1979

Contract Number JPL 954789, Modification 1

Prepared for
Jet Propulsion Laboratory
California Institute of Technology
Pasadena, California 91103

Prepared by
R. L. Stokes

Technology Support Division
Hughes Aircraft Company • Culver City, California

Approved: A. P. Aguero
A. P. Aguero
Program Manager

Approved: K. H. Tendick
K. H. Tendick
Manager
Components and Materials
Laboratory

TEST ABSTRACT

Twenty-five Hughes HCMP 1852D and 25 RCA CDP1852D 8-bit, CMOS, I/O-port microcircuits were subjected to electrical characterization tests. All electrical measurements were performed on a Tektronix S-3260 Test System at the Hughes Aircraft Company Technology Support Division in Culver City, California. Before electrical testing, the devices were subjected to a 168-hour burn-in at 125°C with the inputs biased at 10V. The burn-in was performed at the JPL facilities in Pasadena, California.

Four of the Hughes parts became inoperable during testing. They exhibited functional failures and out-of-range parametric measurements after a few runs of the test program.

CONTENTS

1.0	INTRODUCTION	1-1
2.0	DEVICE DESCRIPTION	2-1
2.1	Pin Descriptions	2-2
2.1.1	Mode Control Input (Mode)	2-2
2.1.2	Clock Input	2-2
2.1.3	Chip Select Inputs (CS1, CS2)	2-2
2.1.4	Clear Input	2-2
2.1.5	Data Inputs (DI0 through DI7)	2-3
2.1.6	Data Outputs (DO0 through DO7)	2-3
2.1.7	Service Request Output (SR)	2-3
2.2	Operation	2-3
2.2.1	Operation as Input Port	2-3
2.2.2	Operation as Output Port	2-3
3.0	DESCRIPTION OF TESTS	3-1
3.1	Functional Tests	3-1
3.2	AC Parametric Tests	3-2
3.3	DC Parametric Tests	3-8
4.0	TEST RESULTS	4-1
4.1	Summary	4-1
4.2	Data Tabulation	4-1

LIST OF ILLUSTRATIONS

Figure		Page
1	1852 Pin Connections	2-1
2	1852 Functional Diagram	2-2
3	Input-Port/Output-Port Timing	3-6
4	Input-Port Timing	3-6
5	Transition Time	3-7
6	Output Load (On/Off)	3-8
7	Output Load	3-8

LIST OF TABLES

Table		Page
1	Functional Test Pattern	3-3
2	Functional Test Conditions	3-5
3	AC-Parametric Test Conditions	3-5
4	AC Parameters Measured with Pattern	3-9
5	DC-Parametric Tests	3-10
6	VIH and VIL Test Conditions	3-11
7	List of Histograms	4-2

APPENDIX

A	Histograms	A-1
---	----------------------	-----

1.0 INTRODUCTION

This report documents the results of electrical characterization tests performed to determine the electrical performance characteristics of 25 RCA CDP1852D and 25 Hughes HCMP 1852D CMOS integrated circuits. The performance characteristics were measured under various electrical conditions at five temperatures. The data was analyzed and tabulated to show the effect of operating conditions on performance and to indicate parameter deviations among the devices in each group. This information can be used in evaluating typical device performance and in determining specification limits. Accuracy was given precedence over time-efficiency where practical, and tests were designed to measure worst-case performance.

The tests were divided into three categories: functional, AC parametric, and DC parametric. The functional tests were performed on a pass/fail basis to verify that the device under test (DUT) was logically correct. All voltage and timing conditions (except supply voltage) were set to nominal values to distinguish between functional failures and statistically unusual devices. The AC parametric tests consisted of propagation delays, transition times, setup times, hold times, and pulse widths. These were measured either by a one-shot technique or by a moving-strobe method, depending on the nature of the measured parameter. The DC parametric tests were simple static measurements made by forcing specified conditions on the DUT and measuring a voltage or current.

All of these tests were performed under computer program control on a Tektronix S-3260 Automated Test System. All devices were subjected to the full set of tests at ambient temperatures of -55°C , -20°C , 25°C , 85°C , and 125°C . The temperature environment was provided by a Temptronic thermal airstream unit (TP450A) under program control.

Twenty-five devices from each manufacturer (RCA and Hughes) were tested. The data was tabulated and analyzed separately for each lot. There were no functional failures or significantly deviant devices in the RCA lot. In the Hughes lot, four devices failed the functional tests and yielded out-of-range or abnormal parametric values. These failures are discussed in detail in Section 4.0.

2.0 DEVICE DESCRIPTION

The RCA CLP1852D and Hughes HCMP 1852D are 8-bit, mode-programmable, parallel input/output ports for use in 1800-series microprocessor systems. They are capable of interfacing directly with the 1802 microprocessor without additional components. They use static silicon-gate CMOS circuitry and are compatible with 4000-series microcircuits. They are supplied in 24-lead, hermetic, dual-in-line, ceramic packages.

A brief functional description of the 1852 device is given in Paragraph 2.2. Pin connections are shown in Figure 1, and a functional diagram appears in Figure 2.




Figure 1. 1852 Pin Connections.




Figure 2. 1852 Functional Diagram

2.1 PIN DESCRIPTIONS

2.1.1 Mode Control Input (Mode)

The mode control input programs the device as an input port (MODE = 0) or an output port (MODE = 1).

2.1.2 Clock Input

The clock input enters data into the data register (see Figure 2) and affects the SR output.

2.1.3 Chip Select Inputs (CS1, CS2)

The chip select inputs enable or disable the tristate data outputs and affect the SR output and entry of data into the register.

2.1.4 Clear Input

The clear input clears the data register and resets the SR output.

2.1.5 Data Inputs (DI0 through DI7)

The data inputs provide the eight bits of data for the register.

2.1.6 Data Outputs (DO0 through DO7)

The data outputs are three-state (logic "1", logic "0", high-impedance) output drivers.

2.1.7 Service Request Output (SR)

The service request output provides the signal to the processor or output device. The output provides positive logic in the output mode and negative logic in the input mode.

2.2 OPERATION

2.2.1 Operation as Input Port

The data at the inputs is strobed into the data register when the clock pin is high (logic "1"). The data outputs are enabled when both chip selects are high ($CS1 \cdot CS2 = 1$). The service request output is set ($SR = 0$) by negative (high-to-low) transition of CLOCK. The service request output is reset ($SR = 1$) by negative transition of $CS1 \cdot CS2$ or negative transition of CLEAR. The data register is cleared (set to logic "0") when $CLEAR = CLOCK = 0$.

2.2.2 Operation as Output Port

The data is strobed into the register when $CS1 \cdot CS2 \cdot CLOCK = 1$. Data outputs are enabled at all times. The service request is set ($SR = 1$) by the negative transition of $CS1 \cdot CS2$. The service request is reset ($SR = 0$) by the negative transition of CLOCK or the negative transition of CLEAR. The data register is cleared when $CLEAR = CLOCK = 0$.

3.0 DESCRIPTION OF TESTS

Testing any parameter of an 1852 device involves applying stimuli to the device and observing its response. The details of these two actions define the specific test or measurement. Microcircuit tests can be divided into functional tests, AC parametric tests, and DC parametric tests. The following are brief explanations of the methods used with the Tektronix S-3260 to perform these tests.

3.1 FUNCTIONAL TESTS

Functional tests are performed on a pass/fail basis using a pattern of logical "1"s and "0"s. The pattern defines a series of stimuli to be presented at the DUT inputs and a series of results to be expected at the outputs. The input levels are provided by drivers whose voltage levels can be programmed individually for each input and whose state (1, 0, or inhibited) is controlled by the pattern. The expected DUT output levels are checked by comparators which are also individually programmable and under pattern control. The comparators are strobed so that the output is sampled only during a specific time interval. An error is detected under the following conditions:

1. During comparison for a 1, if the DUT output is less than the logic "1" compare level at any time during the compare window
2. During comparison for a 0, if the DUT output is greater than the logic "0" compare level at any time during the compare window (see Figure 3).

The placement and width of the compare window and the frequency at which the pattern is run are under program control.

The functional tests were performed using the pattern shown in Table 1. The test conditions are shown in Table 2.

3.2 AC Parametric Tests

AC parametric tests performed on the 1852 device include propagation delays, transition times, and input timing tests. The propagation delays were measured using a one-shot (real time) technique which makes a direct measurement of the time between two transitions. The trigger levels at which the measurement clock starts and stops are determined by comparator settings and are programmable.

Transition times are measured indirectly. Propagation delays are measured to the output-under-test at two trigger levels (usually 10 percent and 90 percent of output swing). The difference between the two delays is the transition time between the two levels.

Input timing is controlled on the S3260 by a number of programmable clock phases. An input may be programmed to assume one level (determined by the pattern and drivers) for an entire clock cycle or to appear as a pulse within the cycle. The start time and duration of this pulse are programmable, and several inputs can be pulsed differently within a clock cycle. This allows input timing conditions to be varied over a wide range so that their effect on device performance may be determined. Minimum timing conditions for proper device operation, such as set up and hold times, are measured by moving the pulse edges relative to one another while repeatedly running a functional test pattern (see Paragraph 3.1). If the parameter of interest is varied from a failing condition (for example, very short setup time) to a passing condition, the value at which the device first functions properly is the minimum. To ensure isolation of the parameter under test, the other timing conditions are greatly relaxed.

The following AC parameters were measured at VDD voltages of 5V and 10V (refer to Table 3 for test conditions):

Input Mode Propagation Delays

1. Clear to data outputs (TCLR, Figure 3)
2. Chip select to output on, low (TCAO, Figure 4)

TABLE 1. FUNCTIONAL TEST PATTERN

Name	Pin	Time Slot																																		
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	
Inputs	CS1/CS1	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	CS2	0	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	MODE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	CLOCK	0	0	0	0	0	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	CLEAR	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	DI0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	DI1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	DI2	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	DI3	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	DI4	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	DI5	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	DI6	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	DI7	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Outputs	DO0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
	DO1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
	DO2	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
	DO3	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
	DO4	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
	DO5	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
	DO6	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
	DO7	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
	SR SR	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	Notes:																																			
	X denotes high impedance state.																																			
	Blanks denote no change from previous state.																																			

(Table 1, continued)


Name	Pin	Time Slot																									
		35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60
Inputs	CS1/CS1	1	1	1	1	1	1	0	0	0	0	0	1	0	1	1	1	0	0	0	0	0	0	0	0	0	1
	CS2	13	1	1	1	1	1	0	0	0	0	0	0	0	1	0	1	1	1	0	0	0	0	1	1	0	
	MODE	2	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	CLOCK	11	1	1	1	1	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	1	0	
	CLEAR	14	1	1	1	1	1	1	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	DI 0	3	0	0	1	1	0			1												1				0	
	DI 2	5	0	1	0	1	0			1												0				1	
	DI 3	9	0	0	0	1	0			1												0				1	
	DI 4	16	0	0	0	1	0			1												1				0	
	DI 5	18	0	0	0	1	0			1												0				1	
DI 6	20	0	0	0	1	0			1												1				0		
DI 7	22	0	0	0	1	0			1												0				1		
Outputs	DO 0	4	0	0	1	1	X			X	0							1								1	
	DO 1	6	0	1	0	1	X			X	0							1						0	0		
	DO 2	8	1	0	0	1	X			X	0							1					1	1	1		
	DO 3	10	0	0	0	1	X			X	0							1					0	0	0		
	DO 4	15	0	0	0	1	X			X	0							1					1	1	1		
	DO 5	17	0	0	0	1	X			X	0							1					0	0	0		
	DO 6	19	0	0	0	1	X			X	0							1					1	1	1		
	DO 7	21	0	0	0	1	X			X	0							1					0	0	0		
	SR/SR	23	0	0	0	0	0	1	1	0	1	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	

TABLE 2. FUNCTIONAL TEST CONDITIONS

Condition	At 3V	At 15V
Drivers, High (Logic "1")	3V	15V
Drivers, Low (Logic "0")	0V	0V
Comparators, High	1.5V	7.5V
Comparators, Low	1.5V	7.5V
Cycle Time, (Period)	16 μ s	16 μ s
Compare Window: Start	15.95 μ s	15.95 μ s
Duration	8 ns	8 ns

TABLE 3. AC-PARAMETRIC TEST CONDITIONS

Parameters	At VDD = 5V	At VDD = 10V
Drivers, High	5V	10V
Drivers, Low	0V	0V
Comparators:		
Delays to On/Off:		
High	3.75V	7.5V
Low	1.25V	2.5V
Other Delays:		
High	2.5V	5V
Low	2.5V	5V
Input Timing:		
High	2.5V	5V
Low	2.5V	5V
Transition Time:		
High	4.5V	9V
Low	0.5V	1V
Cycle Time	5 μ s	5 μ s
Output Loads:		
On/Off	Figure 6	Figure 6
Other	Figure 7	Figure 7



INPUT PORT: MODE = 0 CS1 = 1 CS2 = 1
 OUTPUT PORT: MODE = 1 CS1 = 0 CS2 = 1

Figure 3. Input-Port/Output-Port Timing




Figure 4. Input-Port Timing

3. Chip select to output on, high (TCA1, Figure 4)
4. Chip select to output off, low (TCB0, Figure 4)
5. Chip select to output off, high (TCB1, Figure 4)
6. Clock to service request (TSR0, Figure 3)
7. Chip select to service request (TSR1, Figure 4)
8. Clear to service request (TSR2, Figure 3)

Output Mode Propagation Delays

1. Clear to data outputs (TCLR, Figure 3)
2. Clock to data outputs, high (TOD1, Figure 3)
3. Clock to data outputs, low (TOD0, Figure 3)
4. Clock to service request (TSR0, Figure 3)
5. Chip select to service request (TSR1, Figure 4)

Input Mode Input Timing

1. Minimum clock pulse width (TWS, Figure 4)
2. Minimum data setup time (TDS, Figure 4)
3. Minimum data hold time (TDH, Figure 4)
4. Minimum time from clock 1 0 to chip select 0 1 (TCS, Figure 4)

Output Mode Input Timing

1. Minimum clock pulse width (TWS, Figure 4)
2. Minimum data setup time (TDS, Figure 4)
3. Minimum data hold time (TDH, Figure 4)

Transition Times

1. Output, low to high (TTLH, Figure 5)
2. Output, high to low (TTHL, Figure 5)






Figure 5. Transition Time



*Includes System Capacitance

Figure 6. Output Load (On/Off)



*Includes System Capacitance

Figure 7. Output Load

The input timing parameters TWS, TDS, and TDH were measured using time slots 9 through 38 of the functional test pattern (refer to Table 1). The parameter under test was varied in 1-nanosecond increments as shown in Table 4. The TCS parameter had no effect on the proper functioning of the device.

3.3 DC PARAMETRIC TESTS

Most of the DC parametric tests were performed in a straightforward manner. Input conditions were applied using the drivers as in the functional and AC tests, and the pin under test was forced with a regulated voltage or current supply (depending on the specific parameter). The desired parameter was then measured and recorded.

TABLE 4. AC PARAMETERS MEASURED WITH PATTERN

Parameter	Varied		TDS	TDH	TWS (μ s)	Load (Fig.)
	From (ns)	To (ns)				
TWS	8	500	2 μ s	3 μ s	--	4
TDS	-200	300	--	700ns	1	4
TDH	-100	500	500ns	--	1.5	4
TCS	-500	500	1 μ s	4 μ s	1	5

The exceptions were the VIH (minimum logic "1" input voltage) and VIL (maximum logic "0" input voltage) tests. These were similar to the input timing tests, except that the input voltages were varied instead of the timing.

In the VIH test, all inputs except the one under test had drive levels of VDD and 0V. Timing conditions were nominal. The logic "0" level of the input under test was set at 0V, and the logic "1" level was set to a voltage low enough to ensure that the device would fail to function properly. The functional test was run repeatedly, with the logic "1" level on the input under test raised each time, until the device passed. The voltage at which the device first passed was the minimum logic "1" level for the input under test. The VIL test was performed in a similar manner.

Table 5 lists the DC parameters measured, with the exception of VIH and VIL. These two parameters were measured using the functional test pattern of Table 2. The timing conditions were the same as those for functional tests (refer to Paragraph 2.2). The input voltages were varied in 0.1-volt increments as shown in Table 6. Each input was tested separately at each voltage.

TABLE 5. DC-PARAMETRIC TESTS

Symbol	Parameter Name	Pin	Voltage/ Current Forced	VDD- VSS (V)	Comments
VICP	Positive input clamp voltage	Each input	1 mA	0	VDD and VSS tied to ground
VICN	Negative input clamp voltage	Each input	-1 mA	0	VDD and VSS tied to ground
IIH	Input current, high	Each input	15 V	15	0V on other inputs
IIL	Input current, low	Each input	0 V	15	15V on other inputs
IOH	Output current, low	Each input	4.6 V 4.5 V 9.5 V 9.0 V 10.5 V	5 5 10 10 12	Output under test is in high (logic "1") state
IOI	Output current, low	Each output	0.4 V 0.5 V 0.5 V 1.0 V 1.5 V	5 5 10 10 12	Output under test is in low (logic "0") state
IOZH	High-impedance output current, high	Each data output	12 V 15 V	12 15	0 V on all inputs
IOZL	High-impedance, output current, low	Each data output	0 V 0 V	12 15	0 V on all inputs
ISS	Quiescent supply current	VSS	0 V 0 V	10 15	Precondition by running functional test (Table 1) to vectors 1, 5, 7, 9, 21, 40, 44 and 51. Logic "1" = VDD- VSS, Logic "0" = 0V. Outputs open. Eight tests at each of two voltages.

TABLE 6. VIH AND VIL TEST CONDITIONS

Parameter	Varied		Pin Under Test		Other Pins		Compare Levels	
	From (V)	To (V)	VIH (V)	VIL (V)	VIH (V)	VIL (V)	High (V)	Low (V)
VIH (5V)	0	5	-	0	5	0	2.5	2.5
VIL (5V)	5	0	5	-	5	0	2.5	2.5
VIH (10V)	0	10	-	0	10	0	5	5
VIL (10V)	10	0	10	-	10	0	5	5
VIH (12V)	0	12	-	0	12	0	6	6
VIL (12V)	12	0	12	-	12	0	6	6

4.0 TEST RESULTS

4.1 SUMMARY

Three of the Hughes parts (serial numbers 31, 38, and 46) became inoperable during testing. They each performed normally through one or two runs of the test programs, then began to yield out-of-range values. Serial number 31 was the only device to fail both functional tests repeatedly. The other devices passed the functional test but yielded no reading on numerous parametric tests, particularly those performed at high voltages. Serial number 42 exhibited similar characteristics, beginning with the first iteration of the test program, and remained stable through subsequent runs.

None of the RCA parts failed the functional tests or yielded abnormal data.

4.2 DATA TABULATION

For each parameter, the data was tabulated by device serial number and temperature. The sign "<*" to the right of a value was used to indicate an out-of-range measurement. The minimum, maximum, mean, standard deviation, and median values were listed at the bottom of each temperature column. Out-of-range measurements were excluded from the statistics.

The RCA parts were numbered 3 through 27; the Hughes parts were numbered 28 through 52. The statistics for each group were calculated separately. Serial numbers 31, 38, 42, and 46 were excluded from the tabulations.

In addition to the printed data, histograms of some parameters were provided. Each histogram displays data for one or more parameters at all five temperatures, in ascending order (-55°C , -20°C , 25°C , 85°C , 125°C). The histograms illustrate clearly both the effect of temperature and the distribution of devices for each parameter. RCA and Hughes parts were plotted separately. Table 7 is a list of the parameters plotted. The histograms are provided in Appendix A.

TABLE 7. LIST OF HISTOGRAMS

Parameter	Conditions
ISS	VDD = 15V
IOH	VDD = 5V, VO = 4.6V VDD = 10V, VO = 9.5V
IOL	VDD = 5V, VO = 0.4V VDD = 10V, VO = 0.5V
TCA0 and TCA1 together	VDD = 5V
TCB0 and TCB1	VDD = 5V VDD = 10V
TOD0 and TOD1	VDD = 5V VDD = 10V

ELECTRICAL CHARACTERISTICS OF
HUGHES HCMP 1852D and RCA CDP1852D
8-BIT, CMOS, I/O PORTS

FINAL REPORT

APPENDIX A
HISTOGRAMS


HUGHES HCMP1852D

2-3260

DATA FOR ISS

ISS: UDD=150

25 MAY 79




READINGS	142	151	150	168	168
MAXIMUM	0.000	0.000	0.000	-2.000N	-51.50N
MEAN	-93.39U	-86.65U	-67.49U	-49.52U	-43.55U
MINIMUM	-3.605M	-3.110M	-2.575M	-2.080M	-1.760M
STD DEV	495.0U	424.3U	351.6U	268.3U	226.3U

REPRODUCIBILITY OF THE
ORIGINAL PAGE IS POOR

5-3260 DATA FOR IOH1

IOH: UDD=5U UO=4.6U

25 MAY 79



OF CELLS
CELL SIZE

50
100.0U

FREQ. OF OCCURRENCE

READINGS:
MAXIMUM:
MEAN:
MINIMUM:
STD DEV.

189
-2.535M
-3.759M
-5.235M
592.6U

189
-2.530M
-3.287M
-4.400M
382.1U

189
-2.350M
-2.876M
-3.595M
295.3U

189
-2.060M
-2.570M
-3.315M
355.8U


189
-1.840M
-2.383M
-3.315M
425.5U

S-3260

DATA FOR 10H3

10H UDD=10U UO=9.5U

25 MAY 79




REPRODUCIBILITY OF THE
ORIGINAL PAGE IS POOR

S-3260

DATA FOR IOL1

IOL: UDD=5U UO=0 4U


25 MAY 79



S-3260 DATA FOR IOL3

IOL: UDD=100 UO=0.50

25 MAY 79




READINGS:	189	189	189	189	189
MAXIMUM	24.50M	21.10M	17.50M	15.60M	15.60M
MEAN	17.81M	15.83M	13.83M	12.13M	11.01M
MINIMUM	12.40M	12.35M	11.75M	9.620M	8.435M
STD DEV	2.580M	1.677M	1.215M	1.613M	2.107M

REPRODUCIBILITY OF THE
ORIGINAL PAGE IS POOR

5-7.260 DATA FOR TH01A

TCA1, TCA0 UDD=50

25 MAY 79



OF CELLS 50
CELL SIZE 4.000N


READINGS	336	336	336	336	336
MAXIMUM	192.0N	205.0N	235.0N	270.0N	299.0N
MEAN	148.7N	168.2N	192.1N	217.9N	239.4N
MINIMUM	107.0N	115.5N	133.5N	147.0N	169.0N
STD DEV	20.36N	23.57N	27.49N	32.19N	35.87N

S-3260

DATA FOR TA01B

TCH1, TCA0 UDD=100

25 MAY 79

# OF CELLS
CELL SIZE50
2 000H

READING:
MAXIMUM
MEAN
MINIMUM
STD DEV

336
66.05H
54.23H
45.35H
4.62H

336
70.90H
60.85H
49.20H
5.76H

336
81.90H
63.63H
53.65H
7.12H

336
96.60H
79.99H
59.00H
8.91H

336
110.00H
89.38H
64.45H
10.83H


REPRODUCIBILITY OF THE
ORIGINAL PAGE IS POOR

S-3200

DATA FOR TEST A

TCB0-TCB1 UDD=50

25 MAY 79



READINGS
MAXIMUM
MEAN
MINIMUM
STD DEV

336
297.5N
264.1N
222.0N
19.61N

336
315.5N
279.2N
238.0N
23.17N

336
340.5N
296.3N
233.5N
27.30N

336
368.5N
316.4N
249.5N
32.17N


336
394.5N
334.3N
259.0N
36.14N

A-3260

DATA FOR TE01B

TCB0, TCB1: UDD=100

25 MAY 79



REPRODUCIBILITY OF THE
ORIGINAL PAGE IS POOR


S-3260

DATA FOR T001H

T000, T001, UDD=50

25 MAY 79

50.000N



READINGS
MAXIMUM
MEAN
MINIMUM
STD DEV

336
149.0N
126.3N
91.40N
12.24N

336
156.5N
141.3N
102.5N
13.91N

336
169.0N
161.3N
114.5N
16.05N

336
217.5N
193.2N
127.0N
18.80N


336
241.0N
202.3N
139.5N
20.94N

S-3260

DATA FOR TD01B

T000, T001: U00=100

25 MAY 79



READINGS:	336	336	336	336	336
MAXIMUM:	56.35N	62.20N	70.80N	82.05N	92.00N
MEAN:	49.12N	54.60N	62.24N	71.18N	79.35N
MINIMUM:	38.70N	42.85N	48.45N	53.65N	59.55N
STD DEV:	3.145N	7.562N	4.260N	5.136N	5.881N

REPRODUCIBILITY OF THE
ORIGINAL PAGE IS POOR


RCA CDP1852D

S-3260

DATA FOR ISS

ISS: UOO=150

25 MAY 79




READINGS	168	159	176	200	200
MAXIMUM	0.000	0.000	0.000	-1.200N	-35.45N
MEAN	-2.137N	-3.406N	-7.107N	-22.55N	-167.8N
MINIMUM	-28.85N	-33.95N	-65.00N	-271.0N	-955.0N
STD DEV	4.831N	7.290N	17.15N	54.29N	161.8N

REPRODUCIBILITY OF THE
ORIGINAL PAGE IS POOR

S-3200 DATA FOR IOH1

IOH: UDD=5U UO=4.6U


25 MAY 79



8-3260 DATA FOR 10H3

10H: UDD=10U UO=9.5U

25 MAY 79




REPRODUCIBILITY OF THE
ORIGINAL PAGE IS POOR

S-3268

DATA FOR IOL1

IOL: UDD=50 UO=0.40


25 MAY 79



5-3260 DATA FOR 10L3

10L: UDD=100 UO=0.50

25 MAY 79




REPRODUCIBILITY OF THE
ORIGINAL PAGE IS POOR

S-3260 DATA FOR TAB1A

TCA0, TCA1: VDD=5V


25 MAY 79



S-3260 DATA FOR TAB1B

TCA0, TCA1: UDD=100

25 MAY 79




REPRODUCIBILITY OF THE
ORIGINAL PAGE IS POOR

S-3260

DATA FOR TB01A

TCB0, TCB1: UDD=50




3-3260

DATA FOR TB01B

TCB0,TCB1: UDD=100

25 MAY 79



DATA EDITED

OF CELLS

CELL SIZE

50

4.000N

READINGS

MAXIMUM

MEAN

MINIMUM

STD. DEV.

398

209.5N

190.7N

152.5N

10.29N

400

218.0N

195.2N

159.0N

10.82N

400

229.5N

201.5N

165.5N

12.37N

398

241.0N

208.9N

170.5N

14.23N

392

253.5N

216.6N

175.5N

16.24N


REPRODUCIBILITY OF THE
ORIGINAL PAGE IS POOR

S-3260

DATA FOR TD01A

T000, T001: UDD=50


25 MAY 79



S-3260 DATA FOR TD01B

T000, T001: UDD=10V

25 MAY 79



REPRODUCIBILITY OF THE
ORIGINAL PAGE IS POOR