A HIGH PERFORMANCE MULTIPLIER PROCESSOR FOR USE WITH AEROSPACE MICROCOMPUTERS

P. E. Pierce Sandia National Laboratories Albuquerque, New Mexico

An MC68000-based microcomputer including a hardware multiplier processor has been designed and prototyped for a re-entry vehicle navigation and control application. In this paper, the microcomputer is discussed with emphasis on the multiplier processor architecture, software control and theory of operation.

The MC68000 CPU of the microcomputer cannot satisfy the realtime multiply processing requirements of a high accuracy RV navigator. The standalone CPU thru-put for multiply intensive applications is increased approximately seven times by the addition of a board level Hardware Multiplier Processor (HMP). Although the HMP was designed for the MC68000 microcomputer, it can be used with any 16 or 32 bit CPU with minimal modifications.

The memory mapped HMP performs 16 and 32 bit multiplications and can optionally add or subtract the full product to previous accumulator contents. The circuitry is sufficiently fast to allow the MC68000 running at 8 MHz to write single or double precision variables to the HMP using memory to memory transfers and perform an operation with no wait states introduced or overhead time for command passing.

The result of multiply and accumulate operations may be transferred in its entirety or scaled by $2^{\pm}30$ and rounded automatically prior to transfer to the destination location specified by the CPU. Worst case CPU wait times introduced are: 3.3 µsec for double precision scale by 2^{-14} and round to single precision; and 6.3 µsec for quadruple precision scale by 2^{-30} and round to double precision.

The Hardware Multiplier Processor incorporates Serial/Parallel Hardware Multiplier ICs, a translation PROM and address controlled logic to implement previously mentioned arithmetic functions. The use of serial arithmetic circuitry yields a processor of small physical size, low power and significant flexibility. The computation time of the HMP is shorter than most of the general memory addressing modes of the host CPU. The nine least significant CPU address bits in conjunction with the translation PROM control all HMP functions. The translation PROM provides the function related serial clock count to the clock control logic which in turn controls all HMP timing.

25[.]

SANDIA AEROSPACE COMPUTER VERSION 4 (SANDAC IV)

ARCHITECTURE

MC68000 CPU

32 BIT DATA AND ADDRESS REGISTERS 56 INSTRUCTIONS 14 ADDRESSING MODES MEMORY MAPPED I/O 16 BIT DATA BUS 16 M BYTE ADDRESS SPACE HARDWARE MULTIPLIER PROCESSOR (HMP) VECTORED INTERRUPTS

POWER REQUIREMENTS

+5V a 3A TYPICAL

PHYSICAL

EXPANDABLE MODULAR CONSTRUCTION STACKABLE PIN-SOCKET INTERMODULE BUS 17.8 CM x 15.9 CM x 1.27 CM MODULES

SANDAC IV CPU MODULE

MC68000 CPU 16K BYTE EPROM MEMORY 16K BYTE NON-VOLATILE CMOS RAM POWER MONITOR & RESET CIRCUIT

SANDAC IV I/O MODULE

4 CHANNEL OPTO-ISOLATED USART SERIAL I/O 8 CHANNEL PRIORITY INTERRUPT CONTROLLER 5 CHANNEL PROGRAMMABLE 16 BIT TIMER/COUNTER 16 BIT MEMORY MAPPED (4K WORD) I/O

MASIC LES GREENER.

SANDAC IV HMP MODULE

MEMORY MAPPED REGISTERS AND FUNCTIONS

SINGLE PRECISION (16 BIT) AND DOUBLE PRECISION

(32 BIT) FUNCTIONS

MULTIPLY WITH OPTIONAL ADD OR SUBTRACT TO PREVIOUS ACCUMULATOR CONTENTS

SCALE 2^{±N} AND ROUND

OVERFLOW DETECTION RELATING TO ACCUMULATION

ADDRESSING ERROR DETECTION

CONTROL FUNCTIONS DERIVED FROM LATCHED ADDRESS BITS

HOST CPU ALLOWED TO PROCEED IN PARALLEL WITH HMP

AUTOMATIC HOLD-OFF OF HOST CPU IF HMP BUSY

HARDWARE MULTIPLIER PROCESSOR BUOCK DIAGRAM



HARDWARE MULTIPLIER PROCESSOR CONTROL BLOCK DIAGRAM



EXAMPLE HMP ADDRESS MAPPED FUNCTIONS

ADDRESS (HEX)	FUNCTION
FEOD	PEAD CLEAR STATUS PECISTER
EE02	DEAD /JDITE D/
T L UZ	
FEU4	READ/WRITE P3
FE06	READ/WRITE P2
FE08	READ/WRITE P1
FEOA	READ/WRITE M4
FEOC	READ/WRITE M3
FEOE	WRITE M2
FEOE	READ STATUS REGISTER
FE1E	WRITE M2, S.P. MULTIPLY & ADD
FE3E	WRITE M2, CLEAR ACCUM., S.P. MULT. & ADD
FE5E	WRITE M2, S.P. MULTIPLY & SUBTRACT
FE7E	WRITE M2, CLEAR ACCUM., S.P. MULT. & SUB.
FE8E	WRITE M2
FE90	. WRITE M1, D.P. MULTIPLY & ADD

i

EXAMPLE HMP ADDRESS MAPPED FUNCTIONS

ADDRESS (HEX)	FUNCTION
FF00	D.P. P REG x 2^{-14} & S.P. ROUND
FF1A	D.P. P REG x 2^{-1} & S.P. ROUND
FF1C	D.P. P REG x 2^{O}_{1} & S.P. ROUND
FF1E	D.P. P REG x 2^{\perp} & S.P. ROUND
FF38	D.P. P REG x $2^{\pm 7}$ & S.P. ROUND
FF80	Q.P. P REG x 2 30 & D.P. ROUND
	•
FFBA	Q.P. P REG x 2^{-1} & D.P. ROUND
FFBC	Q.P. P REG $\times 2^{U}$ & D.P. ROUND
FFBE	Q.P. P REG x 2^{\perp} & D.P. ROUND
FFF8	Q.P. P REG x 2 ^{3U} & D.P. ROUND

FUNCTION EXECUTION TIME

FUNCTION

EXECUTION TIME

S.P. MULTIPLY & ACCUMULATE	2.38 us
D.P. MULTIPLY & ACCUMULATE	4.38 μs
D.P. SCALE 2 ⁻¹⁴ & S.P. ROUND	3.31 μs
D.P. SCALE 2 ⁰ & S.P. ROUND	2.44 μs
D.P. SCALE 2 ¹⁴ & S.P. ROUND	1.56 <i>μ</i> s
Q.P. SCALE 2 ⁻³⁰ & D.P. ROUND	6.31 µs
Q.P. SCALE 2 ⁰ & D.P. ROUND	4.44 μs
Q.P. SCALE 2 ³⁰ & D.P. ROUND	2.56 µs

SANDAC IV BENCHMARK EQUATION

 $A_{11} = B_{11}C_{11} + B_{12}C_{21} + B_{13}C_{31} + K$ NOTE: ALL TERMS ARE 32 BIT FIXED POINT.

CONFIGURATION

EXECUTION TIME

MC68000 CPU a 8 MHZ (SUBROUTINE SOLUTION)

235 **µ**s

MC68000 CPU a 8 MHZ + HMP (HMP SOLUTION) 31 **µ**s

BENCHMARK EQUATION MACRO INSTRUCTION SOLUTION

 $A_{11} = B_{11}C_{11} + B_{12}C_{21} + B_{13}C_{31} + K$

SOURCE CODE:

LQPP K	/LOAD Q.P. CONSTANT
DPMA B ₁₁ , C ₁₁	/D.P. MULTIPLY & ADD
DPMA B ₁₂ , C ₂₁	/D.P. MULTIPLY & ADD
DPMA B_{13} , C_{31}	/D.P. MULTIPLY & ADD
DPSRM Ó, A ₁₁	/QUAD P. SCALE, ROUND & MOVE

BENCHMARK EQUATION MACRO EXPANSION

 $A_{11} = B_{11}C_{11} + B_{12}C_{21} + B_{13}C_{31} + K$

ASSEMBLER EXPANSION:

MACRO	MC68000 MNEMONICS	COMMENT
LQPP #0, K	MOVE.L 0, FEO2 MOVE.L K, FEO6	/LOAD Q.P. CONSTANT
DPMA B ₁₁ , C ₁₁	MOVE.L B ₁₁ , FEOA MOVE.L C ₁₁ , FE8E	/D.P. MULTIPLY & ADD
DPMA B ₁₂ , C ₂₁	MOVE.L B ₁₂ , FEOA MOVE.L C ₂₁ , FE8E	/D.P. MULTIPLY & ADD
DPMA B ₁₃ , C ₃₁	MOVE.L B ₁₃ , FEOA MOVE.L C ₃₁ , FE8E	/D.P. MULTIPLY & ADD
DPSRM O, A ₁₁	MOVE.L FFBC, A ₁₁	/QUAD P. SCALE, ROUND & MOVE

SUMMARY

EFFECTIVELY EXPANDS HOST CPU INSTRUCTION SET

EASY INCORPORATION INTO ANY 16 BIT SYSTEM

HIGH PERFORMANCE DUE TO SIMULTANEOUS DATA & COMMAND TRANSFER BY HOST CPU

SERIAL ARITHMETIC APPROACH REDUCES COMPONENT COUNT

EQUATION EXECUTION TIME PRIMARILY DEPENDENT ON CPU MEMORY ACCESS TIME

STRAIGHT FORWARD SOFTWARE CONTROL

SINGLE µP CPU PLUS HMP PROVIDES PERFORMANCE COMPARABLE TO BIPOLAR BIT-SLICE DESIGNS