## NASA CR-168089

(NASA-CR-168089) SPACECPARE TN CHTRCH		~
MATRIX FOR NIDE BAND SPRING A DESIGNATION	N83-34998	,
30/20 GHZ COMMUNICATIONS CONTRACTORS IN		)
Final Report (Concerd RI)		1
HC A 10 (ME AO)	Unclas	,
CSCL 22B G3/15	36653	1

# SPACECRAFT IF SWITCH MATRIX FOR WIDEBAND SERVICE APPLICATIONS IN 30/20 GHz COMMUNICATION SATELLITE SYSTEMS EXECUTIVE SUMMARY/FINAL REPORT

GENERAL ELECTRIC COMPANY

PREPARED FOR



NATIONAL AERONAUTICS AND SPACE ADMINISTRATION

NASA LEWIS RESEARCH CENTER CONTRACT NAS 3-22500





## SPACECRAFT IF SWITCH MATRIX FOR WIDEBAND SERVICE APPLICATIONS IN 30/20 GHz COMMUNICATION SATELLITE SYSTEMS EXECUTIVE SUMMARY

GENERAL ELECTRIC COMPANY

PREPARED FOR

•

NATIONAL AERONAUTICS AND SPACE ADMINISTRATION

NASA LEWIS RESEARCH CENTER CONTRACT NAS 3-22500

/ 30			<u> </u>	<u> </u>		1. S	A CANADA AND AND AND
ANTEDIAL	INSPECTION	INSTRUMENT IDEN (CONTRACT)		(ORDER) A	10. L IN	WOICE MARKEN	T. PAGE OF
	ND S - S	MAS9-22500		و المحمد الم	NO.	The second se	1.51. ST.G
RECEIVIN		?2000-72200 S でです。 ここで、100-72200 S でです。					E ACCEPTANCE POINT
CHIPHENT NO				الإلاد تسركت بمقركتين	DAT	E	<u>] D</u>
- WE SHIFTERI NU. 34	S DATE SRIPPED	SEE BELOW for B/L	NO.		NETERS		
SSD0002	830CT03					- (N/A :	
			The entering	(R)			
B. PRIME CONTRACT	2399	1	18. ALMINIS	IEREDBY	<u>,                                     </u>	CODE	1422
GENERAL E	LECTRIC CO.		NASA	- LEWIS RE	SEAR	CH CENTER	
SPACE SYS	TEMS DIVISION		-2100	U BROOKPARK	RUAL		
P.O. BOX	8555		CLEV	ELAND, OHIO	4413:	· ·	
PHILADELPI	HIA, PA. 19101		ATTN	: GARY GOLL	NSK1.	دي په ۳	
11. SHIPPED FROM	(f other than 9) 2200	F08:	12. PAYMEN	T WILL BE MADE BY		CODE	M/S 500306
	FOTTO CO . 2379	1	CONT	、 ないずていた、へずて	קיייד		
SPACE SYS	TEMS DIVISION	•	VEHT	CLE & COMMI	NTCAT	TONS SECTION	J
230.E.GOD	DARD BIND		NASA	TEWIS RESE	ARCH	CENTER	
KING OF PI	RUSSIA PA 3 19406		2100	0 BROOKPAR	K RO	AD	•
			CLEV	ELAND.OHIO	4413	5	
13. SHIPPED TO	CODE		14. HARKEL	FOR	*	CODE	, · · · ·
SEE ATTACI	HED LIST	•			*		
<b>NAGA T. E</b> TTP	FR 3322 (7116.CC) R	NOT TRUE TON	*(500	NASA Ltr. 9	3226	7136.00 for	distribution)
AND DETAT	LED DESTINATION	· · · · · · · · · · · · · · · · · · ·	(000	**************************************			
THE STREET			l ·	•		÷ . • • •	
· · ·	•		<u>l</u>			• • •	· · ·
- 15. ITEM 1 - NO.	IS. STOCK/PART NO. {indicate number of shipping contu	DESCRIPTION iners-type of container-container i	: .umber.)	17. QUANTITY Ship Dyrec'd* .	18. UNIT,	19. UNIT PRICE	20. AMOUNT
· 0001	Final monort onti	ะ1	TE	240	Ψ.Α. •	NCD	NICD
	WATETY FOR LIDERA	NO CEDUTCE ADDITC.	LF ATTONE	245	сŖ	INDE,	101
	TN 30/20 GHz COMM	INTRATION SATELLT	TE TOURD				
	SYSTEMS" NASA CR	168089	· · · · · · · · · · · · · · · · · · ·		2		r
			;				
	Document release/	authorization to ]	NASA	· · · · ·			
· • • • • • • • • • • • • • • • • • • •	Scientific & Tech	nical Information	Facili	ty.		· · · ·	· · · ·
	BWI, MD. 21240 - (	NASA Ltr.3322(711)	6:GG)			· · · · ·	
	Attached)	•		ء س		· ·	
					. • *		
		•		·.	· ·	· · · ·	
		· · ·	• •			ř. • ,	
21.	PROCUREMENT	OUALITY ASSURANCE		· · · ·	22	BECEIVER	S USE
·	A. ORIGIN	B. DES	TINATION		Ouanti	ties shown in colum	n 17 were received in
	CCEPTANCE OF listed items has been under my supervision and that	DY THE OF UDDER THE SUDA	of listed iter	ns has been made	appare	nt good condition ex	cept as noted.
conform to contra	act except as noted herein or on	contract, except as note	d herein o	r on supporting			•
Տորեօւ ում օօշդա	101113.	ocuments.		• -		FOENED SUDIT	UDE OF AUTH COUR PER
			,*`		SUATE P	NUCLITER - SAUNAI	ADAL OF ADAL OUT I. HEP.
	-	1 .	•		I		
· · · · ·	· · · · · ·	· · · ·		·	177250		
DATE	SIGNATURE OF AUTH. GOVT. REP.	DATE 3.5jG	NATURE OF AUT	H. GOVT. REP.	TYPED	FICE	
DATE TYDED LAME	SKGNATURE OF AUTH. GOVT. REP.	DATE SIG	NATURE OF AUT	H. GOVT. REP.	TYPED I AND OF *II quar tity shi	FICE nilly received by the Gove pped, Indicate by (~) ma	mmont is the same as quan rk, if different, enter actual
DATE TYPED NAME AND OFFICE	SIGNATURE OF AUTH. BOVT. REP.	DATE Sign	NATURE OF AUT	H. GOVT. REP.	TYPED I AND OF "II quar tity shij quantitj	FICE filty received by the Gore oped, Indicate by (~) may received below quantity	mment is the same as quan rk, if different, enter actual shipped and encircle.
DATE TYPED NAME AND OFFICE 23. CONTRACTOR US	SIGNATURE OF AUTH. BOYT. REP.	DATE SIG	THE OF AUT	H. GOVT. REP.	ITYPED AND OF "II quar tity shij quantitj	FICE filty received by the Gore pped, Indicate by (~) may received below quantity 34-3932 NASA	mment is the same as quan rk, if different, enter actual shipped and encircle.
DATE TYPED NAME AND OFFICE 23. CONTRACTOR US SN 809	SIGNATURE OF AUTH. BOYT. REP.	DATESIGI TYPED NAME AND TITLE QTY, 1 Ctn 6 Ctn	-FLXING	H. GOVT. REP. TIGERS-EC G. TTGERS-FC	TYPED AND OF "II quar tity shi quantity # 07: #07:	FICE http: messived by the Gove pped, indicate by (~) may received below quantity 34~3932, NASA 34~3910 NASA	mment is the same as quan rk, if different, enter actual shipped and encircle. SCIENTIFIC & TE LEWTS RESEACH C
DATE TYPED NAME AND OFFICE 23. CONTRACTOR US SN 809	SIGNATURE OF AUTH. GOVT. REP. 58 ONER 53 SD 23200 1H06-4H4-CO-1WK	DATE SIGNAME AND TITLE QTY. 1 Ctn 6 Ctn 1 Ctn	-FLYING -FLYING -FLYING	TIGERS-EC G TIGERS-EC TIGERS-EC	#07: #07:	FICE mility received by the Gore proof, Indicate by (~) may received below quantity 34-3932, NASA 34-3910, NASA 34-3991. NASA	mment is the same as quan rk, if different, enter actual shipped and encircle. SCIENTIFIC & TE LEWIS RESEACH C LEWIS RESEARCH
DATE TYPED HAME AND OFFICE 23. CONTRACTOR US 5. SN 809 S/O	SIGNATURE OF AUTH. GOVT. REP.	DATESGI TYPED NAME AND ITTLE QTY, 1 Ctn 6 Ctn 1 Ctn 1 Ctn 1 Phr	-FLYING -FLYING -FLYING -FLYING -PIROT	TIGERS-EC G TIGERS-EC TIGERS-EC ATOR COURTE	# 07: #07: #07:	FICE nity received by the Gore pred, indicate by (-) may received below quantity 34-3932, NASA 34-3910, NASA 34-3991, NASA R # 007-4024	mment is the same as quan t, if different, enter actual shipped and encircle. SCIENTIFIC & TE LEWIS RESEACH CO LEWIS RESEARCH 7849
DATE TYPED NAME AND OFFICE 23. CONTRACTOR US SN 809: S/O	SIGNATURE OF AUTH. BOVT. REP.	DATE TYPED NAME AND TITLE QTY, 1 Ctn 6 Ctn 1 Ctn 1 Pkg OTY, 1 Pko	-FLYING -FLYING -FLYING -FLYING -PUROL	TIGERS-EC G TIGERS-EC TIGERS-EC ATOR COURIE ATOR COURIE	# 07 #07 #07	FICE nilly received by the Gove. pped, indicate by (-) may received below quantity 34-3932, NASA 34-3910, NASA 34-3991, NASA R # 007-4024 DUND # 007-40	mment is the same as quan rk, if different, enter actual shipped and encircle. SCIENTIFIC & TE LEWIS RESEACH C LEWIS RESEARCH 7849 247850
DATE TYPED NAME AND OFFICE 23. CONTRACTOR US SN 809 S/O	SECONER 53 SD 23200 1H06-4H4-CO-1WK	DATE TYPED NAME AND TITLE QTY, 1 Ctn 6 Ctn 1 Ctn 1 Pkg QTY, 1 Pkg	-FLYING -FLYING -FLYING -FLYING -PUROL	TIGERS-EC G TIGERS-EC TIGERS-EC ATOR COURIE ATOR COURIE	TYPED AND OF *II quant tity shi quantity #07: #07: #07: R-AII R-AII R-GRO	FICE nitly received by the Gove pped, indicate by (-) may received below quantity 34-3932, NASA 34-3910, NASA 34-3991, NASA R # 007-4024 DUND # 007-40	mment is the same as quan rk, if different, enter setual shipped and encircle. SCIENTIFIC & TE LEWIS RESEACH C LEWIS RESEACH C LEWIS RESEARCH 7849
DATE TYPED NAME AND OFFICE 23. CONTRACTOR US 5. SN 809 S/O	SIGNATURE OF AUTH. GOVT. REP. 53 SD 23200 1H06-4H4-CO-1WK	DATE TYPED NAME AND TITLE QTY. 1 Ctn 6 Ctn 1 Ctn 1 Pkg QTY. 1 Pkg	-FLYING -FLYING -FLYING -FLYING -FLYING -PUROL	TIGERS-EC G TIGERS-EC TIGERS-EC ATOR COURIE ATOR COURIE	treeD AND of C *II quan tily shi quantiti #07: #07: #07: R−ATI R−GR(	FICE nity received by the Gove pred, indicate by (~) may received below quantity 34-3932, NASA 34-3910, NASA 34-3991, NASA R # 007-4024 DUND # 007-40	mment is the same as quan rk, if different, enter setual shipped and encircle. SCIENTIFIC & TE LEWIS RESEACH C LEWIS RESEACH C LEWIS RESEACH C 2849 2247850
DATE TYPED NAME AND OFFICE 23. CONTRACTOR US 5. SN 809	SIGNATURE OF AUTH. GOVT. REP. 53 SD 23200 1H06-4H4-CO-1WK ACC 55 70-3-87	DATE TYPED NAME AND TITLE QTY. 1 Ctn 6 Ctn 1 Ctn 1 Pkg QTY. 1 Pkg	-FLYING -FLYING -FLYING -PUROL -PUROL	TIGERS-EC G TIGERS-EC TIGERS-EC ATOR COURIE ATOR COURIE	# 073 #0 07 #073 #073 #073 #073 #073 #073	FICE nilly received by the Gore prod. Indicate by (-) may received below quantity 34-3932, NASA 34-3910, NASA 34-3991, NASA 8 # 007-4024 DUND # 007-40	mment is the same as quan rk, if different, enter actual shipped and encircle. SCIENTIFIC & TE LEWIS RESEACH C LEWIS RESEARCH 7849 0247850
DATE TYPED HAME AND OFFICE 21. CONTRACTOR US SN 809	SEGNATURE OF AUTH. GOVT. REP. 53 SD 23200 1H06-4H4-CO-1WK ACC 9 53 /0-3-83	DATE TYPED NAME AND TITLE QTY. 1 Ctn 6 Ctn 1 Ctn 1 Ctn 1 Pkg QTY. 1 Pkg	-FLYING 5-FLYING -FLYING -PUROL -PUROL	TIGERS-EC G TIGERS-EC TIGERS-EC ATOR COURIE	# 073 #0 07 #073 #073 #073 #073	FICE nilly received by the Gove. pped, indicate by (-) may received below quantity 34-3932, NASA 34-3910, NASA 34-3991, NASA R # 007-4024 DUND # 007-40	mment is the same as quan rk, if different, enter actual shipped and encircle. SCIENTIFIC & TE LEWIS RESEACH C LEWIS RESEARCH 7849 0247850

.

.

• •

.

2

Lewis Research Center Cleveland, Ohio 44135

Reply to Attn of: 3322 (7116:66)

General Electric Company Valley Forge Space Center Attn: Bernard J. Cory P.O. Box 8555 Philadelphia, PA 19101

SUBJECT: Approval of Final Report Draft; Contract NAS3-22500

Your draft of the subject report is hereby approved for publication subject to the modifications which are "red-lined" on the enclosed draft.

NASA Report Number CR 168089 has been assigned to the Final Report.

Title page, NASA-C-168 is enclosed. Distribution of reports is to be made in accordance with the enclosed distribution list. Also enclosed is the Document Release Authorization which must accompany the copies which are to be sent to the NASA Scientific and Technical Information Facility.

Marc Hudson

Contracting Officer



# Report Distribution for Final Report NASA CR-168089

•

Recipient	Address
NASA Project Manager (200 copiés)	NASA Lewis Research Center Attn: E. W. Spisz (M.S. 54-6) 21000 Brookpark Road Cleveland, OH 44135
NASA Lewis Contracting Officer (1)	NASA Lewis Research Center Attn: L. M. Hudson (M.S. 500-306 21000 Brookpark Road Cleveland, OH 44135
Patent Counsel (1) (Department of Energy CR's only)	NASA Lewis Research Center Attn: N. T. Musial (M.S. 500-318) 21000 Brookpark Road Cleveland, OH 44135
NASA Headquarters technical information abstracting and dis- simination facility (25) (Only 6 copies required for quarterlies)	NASA Scientific and Technical Information Facility Attn: Accessing Department P.O. Box 8757 Balt./Wash. International Airport MD 21240
Technical Liaison (1)	E. E. Bailey AFAPL/DO Wright Patterson AFB, OH 45433
Lewis Library (2)	NASA Lewis Research Center Attn: Library (M.S. 60-3) 21000 Brookpark Road Cleveland, OH 44135
Lewis Management Services Division (1)	NASA Lewis Research Center Attn: Report Control Office (M.S. 5-5) 21000 Brookpark Road Cleveland, OH 44135
	NASA Lewis Research Center Attn: J. N. Sivo (M.S. 54-1) 21000 Brookpark Road Cleveland, OH 44135
	NASA Lewis Research Center Attn: R. T. Gedney (M.S. 54-1) 21000 Brookpark Road Cleveland, OH 44135

NASA Lewis Research Center Attn: H. D. Jackson (M.S. 54-6) 21000 Brookpark Road Cleveland, OH 44135 NASA Lewis Research Center Attn: J. W. Bagwell (M.S. 54-8) 21000 Brookpark Road Cleveland, OH 44135 NASA Lewis Research Center Attn: W. H. Hawersaat (M.S. 54-6) 21000 Brookpark Road Cleveland, OH 44135 NASA Lewis Research Center Attn: R. E. Alexovich (M.S. 54-5) 21000 Brookpark Road Cleveland, OH 44135 NASA Lewis Research Center Attn: A. L. Saunders (M.S. 54-8) 21000 Brookpark Road Cleveland, OH 44135 NASA Lewis Research Center Attn: T. A. Coney (M.S. 54-6) -21000-Brookpark-Road-Cleveland, OH · 44135 NASA Lewis Research Center Attn: J. L. Harrold (M.S. 54-8) 21000 Brookpark Road Cleveland, OH 44135 NASA Lewis Research Center Attn: R. M. Knight (M.S. 54-6) 21000 Brookpark Road Cleveland, OH 44135 NASA Lewis Research Center Attn: R. F. Leonard (M.S. 54-8) 21000 Brookpark Road

Cleveland, OH 44135

## Report Distribution for Final Report NASA CR-168089 (Continued)

NASA Lewis Research Center Attn: G. H. Stevens (M.S. 54-2) 21000 Brookpark Road Cleveland, OH 44135 NASA Lewis Research Center Attn: R. C. Braley (M.S. 54-6) 21000 Brookpark Road Cleveland, OH 44135 \_NASA Lewis Research Center Attn: W. D. Ivancic (M.S. 54-8) 21000 Brookpark Road Cleveland, OH 44135 NASA Lewis Research Center Attn: D. L. Wright (M.S. 54-6) 21000 Brookpark Road Cleveland, OH 44135 NASA Lewis Research Center Attn: J. E. Cake (M.S. 54-6) 21000 Brookpark Road Cleveland, OH 44135 NASA Lewis Research Center Attn: A. P. Delaney (M.S. 500-211) Cleveland, OH 44135 NASA Lewis Research Center Attn: Cost Accounting & Internal Control 21000 Brookpark Road Cleveland, OH 44135 NASA Headquarters Attn: EC-4/D. Santarpia Washington, DC 20546 NASA Headquarters Attn: RSS5/R. Carlisle Washington, DC 20546

To be completed by responsible NASA Prog Note: explanations on back of this form.	ram Officer. Technical Monitor, or designee.
Return to. NASA Scientific and Technical Information Facility P.O. Box 8757 B.W.I. Airport, Maryland 21240	V (Facility usa only) Control No. Date
Cognizant NASA Center <u>NASA Lewis Research Cente</u> Technical Monitor or Project Manager of record. <u>E, W. Spi</u>	r Office Code: 6223
I. DOCUMENT IDENTIFICATION Title "Spacecraft IF Switch Matrix for Wideba <u>Communication Satellite Systems</u> " Author(s) <u>Bernard J. Cory</u> Originating Organization <u>General Electric Company</u> Contract/grant/interagency agreement No <u>NAS3-22500</u> Report No (s) Document Security Classification <u>(U) C S CRD SRD</u> (circle one) NASA CR <u>168089</u> NASA CP	nd Service Applications in 30/20 GHz         Report Date         RTOP No.         650-60-21         Title Classification.         U       C S CRD SRD         (circle one)         NASA TM
If copy of document is attached.	(To be checked by Facility)
II. DOCUMENT CHARACTERIZATION A TYPE OF DOCUMENT A TYPE OF DOCUMENT Topical Report Progress report required by contract/grant Interim report Other (specify) B PUBLICATION B PUBLICATION C METRIC UNITS OF MEASUREMENT Report meets SI Unit requirements in accordance with NPD 22204 SI Unit requirements are waived IV. BIBLIOGRAPHIC PROCESSING May be announced in STAR (or LSTAR if classified or if a limited availability is checked in Part III.)	Copy may be retained for your files  III DISTRIBUTION (Consider separately from announcement or nonannouncement, for which check Part IV)  Publicly available (no restrictions on provision to domestic or foreign requesters)  May be exempt from public disclosure under Free- dom of information Act (NMI 1382.2) May only be distributed to group checked below (Also check here if appropriate for security classified report)  Government agencies and their contractors Government agencies and NASA contractors NASA and NASA contractors NASA Headquarters and Center personnel Other limitations (specify)  FEDD (For Early Domestic Dissemination)(avail- able to domestic U.S. requesters in accordance with NMI 2210.1)  Security classified (available to all certified for equivalent level of security access for additional restriction, check also the appropriate group above)
<ul> <li>May not be announced in STAR or LSTAR but may be entered into bibliographic series(see explanation of series on back of form)</li> <li>May not be announced in STAR or LSTAR but may be entered into record series (see explanation of series on back of form).</li> <li>May not be processed by Facility into information system because (Please provide a brief statement to be used in answering requests for this document.)</li> </ul>	V BLANKET RELEASE  All documents issued on this contract/grant/inter- agency agreement/project may be processed and distributed as indicated above.  Signature (Project manager, technical monitor, or designee)  Multiple Signed S223 Date Signed 6/3/63 Telephone No
NOTE. Forward this completed Form to your local Field	d Installation Representative for Document Release

--

NASA FORMAL REPORT

1				O. Deviewatie Catalon	No		
	NASA CR-168089	2 Government Access	ion No.	3. Recipient's Catalog			
	4 Title and Subtitle SPACECRAFT IF SWITCH MATR	5 Report Date 12-10-82					
	APPLICATIONS IN 30/20 GHz COMMUNICATIONS SATELLITE SYSTEMS FINAL REPORT - EXECUTIVE SUMMARY			6. Performing Organiz 1HO6	ation Code		
	7 Author(s)			8 Performing Organiza	ation Report No		
	BERNARD J. CORY			10 Work Unit No.			
	9 Performing Organization Name and Address GENERAT, ELECTRIC COMPANY						
	VALLEY FORGE SPACE CENTER			11. Contract or Grant	No.		
	P.O. BOX 8555			<u>NAS_3-22500</u>	)		
	PHILADELPHIA, PA 19101			13. Type of Report an	d Period Covered		
	12. Sponsoring Agency Name and Address	- ·		CONTRACT RI	EPORT		
1	NASA LEWIS RESEARCH CENTE	X		14. Sponsoring Agency	Code		
	21000 BROOKPARK ROAD						
	CLEVELAND, OHIO 44135						
	15. Supplementary Notes						
	16 Abstract			· · ·			
	This report describes the	design and fa	abrication of a	20 x 20 Sate	ellite		
	Switched - Time Division A	Multiple Access (SS-TDMA) IF Switch Matrix for					
	application in a 30/20 GH	z Communicati	ons Satellite.	Development	of this		
	3-8 GHz switch matrix was	-8 GHz switch matrix was sponsored by NASA Lewis Research Center as a					
	part of their Advanced Con	munications	Satellite Techn	ology Program	n. The		
	switch matrix was one of a	several kev t	echnologies red	uiring develo	ooment		
,	to realize widehand, high	ations system	ns for				
	the $1990$ 's	capacity bac					
	che 1990 3.						
İ							
	•						
		•	1				
		s					
	17. Key Words (Suggested by Author(s))		18. Distribution Statement				
	SWITCH MATRIX	• •					
		•					
	MICROWAVE	•	UNCLASSIFIED	- UNLIMITED	,		
	MICROWAVE SS-TDMA	·	UNCLASS IFLED	- UNLIMITED			
-	MICROWAVE SS-TDMA COMMUNICATIONS SATELLITE	·	UNCLASSIFIED	- UNLIMITED			
-	MICROWAVE SS-TDMA COMMUNICATIONS SATELLITE 19 Security Classif. (of this report)	20 Security Classif. (c	UNCLASS IFLED	- UNLIMITED 21. No. of Pages	22. Price°		
-	MICROWAVE SS-TDMA COMMUNICATIONS SATELLITE 19 Security Classif. (of this report)	20 Security Classif. (c	UNCLASS IFLED	- UNLIMITED	22. Price		

、 ·

\* For sale by the National Technical Information Service, Springfield, Virginia 22161

.

-

## TABLE OF CONTENTS

SECTION		PAGE
1.0	SUMMARY	1
2.0	INTRODUCTION	2
3.0	1982 20 x 20 IF SWITCH MATRIX	5
	3.1 IF Switch Design	5
	3.2 IF Frequency	7
	3.3 Schematic	7
	3.4 Control Logic Design	9
	3.5 Logic Circuit Integration	12
	3.6 Packaging Design	12
	3.7 Reliability	16
	3.8 Results of Reliability Trade Studies	18 .
	3.9 Conclusion	19
4.0	BREADBOARD DEVELOPMENT	20
5.0	PROOF OF CONCEPT MODEL DEVELOPMENT	27
6.0	RELIABILITY PROJECTIONS	37
7.0	1987 100 x 100 SWITCH MATRICES	39
	7.1 IF Switch Matrix	39
	7.2 100 x 100 Baseline Switch Matrix	42
	7.3 Switch Matrix Comparison	42
8.0	FUTURE TECHNOLOGY DEVELOPMENT	45
	8.1 Redundancy Management	45
	8.2 Monolithic Microwave Integrated Circuits	47
9.0	CONCLUSION	49

.

#### SECTION 1

#### SUMMARY

This report describes the design and fabrication of a 20 x 20 Satellite Switched - Time Division Multiple Access (SS-TDMA) IF Switch Matrix for application in a 30/20 GHz Communications Satellite. Development of this 3-8 GHz switch matrix utilizing available technology was sponsored by NASA Lewis Research Center as a part of their Advanced Communications Satellite Technology Program. The switch matrix was one of several key technologies requiring development to realize wideband, high capacity satellite communications systems for the 1990's.

An assessment in 1980 of switch architecture concluded that the coupled crossbar switch matrix, designed with Gallium Arsenide FET (GaAs FET) devices for microwave switching, and with high-speed CMOS LSI logic, for switch crosspoint addressing, were the optimum available technologies for satellite communications switching by 1982. The major decision factors in this assessment were bandwidth, switching speed, off-state isolation, and reliability over a ten-year mission life. Following breadboard work, a Proof-Of-Concept (POC) Model was fabricated and tested, to prove feasibility of the concept.

A conceptual design study was also completed for a wideband, 100 x 100 switch matrix using forecasted 1987 technology. The study resulted in a switch matrix design concept utilizing a coupled crossbar architecture implemented with Monolithic Microwave Integrated Circuits (MMIC). The design consists of a basic building block MMIC, permitting flexible growth, and efficient wraparound redundancy to increase reliability.

#### SECTION 2

#### INTRODUCTION

The Switch Matrix Program was subdivided into major tasks. Task I developed a conceptual design of a 20 x 20 Switch Matrix utilizing 1982 technology, whereby Task II pursued a conceptual design of a 100 x 100 Switch Matrix based on projected 1987 Technology.

The Task I effort began with an assessment of available 1982 technologies. Architectures were evaluated considering design goal requirements, size, weight, redundancy, and expandable of design to matrices of N x N sizes other than 20 x 20. Available microwave switching devices were categorized to switching speed, gain bandwidth product, switching power, and off-state isolation. Control logic devices were evaluated for switching speed and low power dissipation.

An Architecture and Switch Device trade-off was then completed from the findings of the assessment study. The coupled crossbar design was the selected architecture because it offered immunity to single point failures by the use of couplers that isolate the switching devices from the main input and output transmission lines. Redundancy to achieve a desired switch matrix reliability is readily implemented into the coupled crossbar design.

The Gallium Arsenide FET (GaAs FET) was the selected device for microwave switching. The GaAs FET provides high speed switching, low power switching drive signals, gain, wide bandwidth, and good off-state isolation. For the logic control circuits, custom designed CMOS LSI devices were selected as the desired technology. It offers high speed switching, low power dissipation, high reliability, and high density packaging.

A parametric trade-off study was then undertaken to develop the <u>concepts</u> of the first two studies. An in-depth analysis of the selected architecture indicated the flexibility and expandability of the row and column channel packaging concept. Redundant channel modules could readily be provided to improve reliability of the switch matrix with the design approach. This concept appeared to be feasible for large (20 x 20) switch matrices as well as small ( $3 \times 3$ ) matrices. Packaged GaAs FETs were selected mainly to eliminate hermetic sealing of the row and column channels.

Sample GaAs FET devices were obtained from various suppliers and were tested and evaluated for use in the switch matrix design. Dexcel supplied the best devices to meet the switch matrix requirements at that period of time. However, future surveillance of device suppliers should be maintained, because much research is being pursued in the manufacturing of high speed, low power GaAs FET devices.

A conceptual design of a 20 x 20 Switch Matrix was then completed using the previous studies as a basis of the design. Reliability analysis (Task VIII) of the design indicated that five wraparounds would be a conservative estimate in order to have all input and outputs operating over the duration of a ten year mission.

Reliability analysis also concluded that a 32 bit address code for the logic control functions provided an optimum reliability figure. A scheme was developed to update three switch matrix crosspoints with one 32 bit code. To update the full 20 x 20 matrix including five wraparounds, nine data transfers of the 32 bit code would be required. Matrices of smaller size would require less than nine data transfers. The control logic design included an approach for LSI implementation.

As a result of the 1982 technology study, a 5 x 5 Breadboard Switch Matrix (Task III) was fabricated and tested. The matrix was the mechanical size of a 5 x 5; however, to prove feasibility of the conceptual design while minimizing costs, only nine of the possible twenty-five crosspoints were populated. The average switch crosspoint bandwidth measured 2.0 GHz and switching speed measured 12 nsecs. The problems experienced were an out of spec input and output mainline VSWR, and an average switch crosspoint insertion loss of 17 db versus the design goal of 15 db. Off-state isolation, a major concern during the study phase, was found not to be a problem. In general, the breadboard results indicated that the conceptual switch matrix design was feasible.

A proof-Of-Concept (POC) Model design (Task V) was next to be completed. Based on the breadboard test results, a gain bandwidth trade-off was made to permit meeting the design goal requirements of 1 GHz minimum bandwidth and 15 db minimum insertion loss. A solution was also incorporated to eliminate the VSWR problem. The POC model was designed as a 20 x 20 matrix with one wraparound; however, sixty-one carefully selected switch crosspoints (including the wraparound) rather than four hundred and forty were populated in order to reduce cost but prove feasibility of the design. Due to cost and schedule limitations the control logic design was implemented by discrete devices rather than the recommended CMOS LSI approach.

Special Test Equipment was designed to simulate an on-board spacecraft computer. The Special Test Set provides a 32 bit digital code sent to either a manual or automatic mode to the Switch Matrix. The 32 bit code provides crosspoint (row, column) addressing information. Used with an external word generator, the test set operating in the automatic mode can accommodate sixteen different switch matrix configurations and provide a variable routing sequence that would closely simulate a SS-TDMA system. Operating DC voltages for the Switch Matrix are also provided by the test equipment.

During Task VI, the POC model and Special Test Equipment were fabricated. Expandability of the POC model design was proven by going from the 5 x 5 breadboard model to the 20 x 20 POC model. Test fixtures were also designed and fabricated to tune and test the microwave switch crosspoints.

Testing and data analysis of the POC model took place during Task VII. Most of the microwave measurements were made using a Hewlett Packard Automatic Network Analyzer. Noise figure, intermod distortion, and switching speed measurements were accomplished with manually operated test equipment. The switch matrix was tested in accordance to the POC Top Level TEst Plan developed during Task IV. A statistical analysis of the data was completed and has provided confidence, tolerance, and prediction limits of all the measured parameters in order to evaluate what the POC model performance would be if all four hundred and forty switch crosspoints had been fabricated. A detailed analysis of the POC model test results will be found in a subsequent section of this report. Task II studies of a 100 x 100 switch matrix utilizing projected 1987 technologies, evaluated a conceptual design of an IF Switch Matrix for operation in the 3.0 - 8.0 GHz frequency band, and a second conceptual design of a switch matrix operating at Baseband. Both studies followed the same format of first evaluating projected Architectures and Switch Devices for 1987 implementation, followed by a detailed parametric tradeoff analysis. In both cases, the partitioned coupled crossbar matrix was selected as the most desirable architecture. For the IF design an MSI GaAs MESFET was the selected device technology. The microwave switch elements and control logic elements would be integrated into a subassembly matrix (typically 12 x 12) fabricated with Monolithic Microwave Integrated Circuits (MMIC) using the GaAs MESFET technology. The baseband design would be similar except that CMOS/SOS would be used for the integrated switching and control logic elements. A Final Design Concept was then completed for the IF and Baseband Switch Matrices.

A Switch Matrix comparison was then completed. The first comparison evaluated the 100 x 100 IF Switch Matrix to the 100 x 100 Baseband Switch Matrix. Comparisons were made in terms of functional performance, scaleability, reliability, weight, volume, power consumption, and projected costs. The baseband switch included modems required for IF/baseband translation. The IF Switch Matrix design was selected as the most desirable approach. A second comparison was then completed between the 1987 100 x 100 IF Switch Matrix design to a scaled up version of the 1982 20 x 20 IF Switch Matrix design. A 1982 discrete component 100 x 100 Switch Matrix was rejected for large scale switching due to the extreme weight and size penalty versus the smaller 1987 MMIC design. A conclusion of the Task II study was that future large scale switching would be most feasible at microwave IF frequencies, implemented with GaAs MMIC Technology.

. -

## SECTION 3

## 1982 20 x 20 IF SWITCH MATRIX

The purpose of the IF Switch Matrix Design subtask is to complete the conceptual design of a 20 x 20 SS-TDMA IF Switch Matrix. The design to be presented is based on the results of studies that included a technology assessment, architecture and switch device trade-off, and parametric trade-off analyses. The concepts incorporated in the design utilize 1982 technologies.

#### 3.1 IF SWITCH DESIGN

The general concept of the coupled crossbar is shown in Figure 3.1 and crosspoint design is given in more detail in Figure 3.2. A two stage switching amplifier is loosely coupled to the input and output lines. The loose coupling will maintain the input and output VSWR's within specification. For the 15 dB coupler used in this design as many as 20 perfect shorts can be tolerated on any coupled line without exceeding the specification of a 1.2:1 VSWR. The quarter wave directional couplers are centered at the upper end of the 2.5 GHz (i.e.,  $\lambda/4$  @ 7.5 GHz) bandwidth so that the low frequency rolloff of the couplers will compensate in part for the 2 stage FET amplifier rolloff. Each coupler will contribute slightly more than 1 dB of rolloff compensation over the 5-7.5 GHz band.

In order to meet the insertion loss requirements of 15 dB maximum, a two stage dual gate GaAs FET switching amplifier is employed. The predicted performance from the preliminary modeling of the dual gate FET indicates that the forward gain will be at least 20 dB over the 5-7.5 GHz band with more than 40 dB of "OFF" state isolation. The input and output matching circuits reduce the VSWR and enable the amplifier to provide the required gain. The interstage matching network has the added requirement of providing most of the amplifier rolloff compensation. Incorporated into the interstage design is the mechanical interconnect which must have low insertion loss and VSWR and high isolation from crosstalk in order for the total crosspoint to meet the overall switch matrix requirements. The GaAs FET will require gate voltage levels of 0 and -4 volts for ON/OFF switching which are provided by the logic driver circuitry.

The controlled gates are commanded to an amplifier "ON" state when the crosspoint is activated. The two stages are operated in the pinched off state when the subject input/output path is to remain in the "OFF" state. Figure 3.2 indicates the signal flow through crosspoint. The logic commands are separately decoded to each amplifier stage in a redundant scheme, to reduce the probability of an uncommanded crosspoint closure.

The switch circuit is comprised of lumped constant elements and transmission line elements implemented on 0.025" thick Alumina substrates. The microstrip circuit topology is etched to form gold conductor patterns, arranged to provide component elements which form matching networks for the switching devices. The switching devices are packaged dual-gate GaAs FET's biased to provide acceptable gain in the "ON" state. The circuit topology and switching device were selected

5



Figure 3.1. Coupled Crossbar Switch Matrix Concept



Figure 3.2. Crosspoint Switch/Amplifier Block Diagram

to provide gain of 15 dB in the ON state and isolation approaching 60 dB in the OFF state. The division of the switch circuit into two separate modules located on opposite sides of an interface mounting plate is an important feature in attaining the high isolation "OFF" state performance.

The interface between input and output modules of a crosspoint is made through a connector insert in each module. The actual connection occurs within the mounting plate; the outer conductor by resilient conductive contacts and the center conductors via a male-to-male pin.

The directional coupler was chosen as the circuit element to provide immunity to single point failure of a crosspoint. The coupling value designated to be 15 dB is dependent upon the level of gain achieved over the specified bandwidth, using two amplifier stages. This selection is a tradeoff to achieve the specified value of switch matrix insertion loss of 15 dB.

The directional coupler circuit is separated from the switching amplifier portion by a wall in order to preclude the existence of waveguide modes and thereby compromising the OFF state isolation performance. The concept of the wall separation allows maximum allocation of space for the amplifier matching circuitry.

The allocation of space  $(0.575" \ge 0.600"$  per amplifier stage) is sufficient for matching circuit topology. The design has separated the amplifier stages into input and output substrate areas of  $0.250" \ge 0.600"$ . A mounting rail (0.075" width) for the GaAs FET grounding is machined on the Kovar carrier.

## 3.2 IF FREQUENCY :

The switch matrix IF frequency was selected to be as high as possible within the constraints of minimum crosspoint spacing and switching device isolation. In the proposed design, the method of module packaging limits the maximum frequency due to a 0.585" minimum dimension between coupler crosspoints. Another consideration favoring a high IF frequency is the requirement to achieve wide bandwidth. Thus it is necessary to push the upper frequency limit to keep the percentage bandwidth low with a consequent reduction of mismatch losses.

The IF frequency was selected at 5 - 7.5 GHz for the 2.5 GHz bandwidth design goal, and 5.75 - 6.75 for the specified 1 GHz bandwidth.

## 3.3 SCHEMATIC

The schematic of a two stage RF circuit is given in Figure 3.3. The representation of distributed circuitry is given as a block with an impedance and element length computed for a dielectric constant of 9.8. The circuit shown was designed to use a Dexcel 2703AP7O GaAs FET device bonded in a cascade configuration (second gate internally grounded).

. The lumped elements of the circuit are either etched as part of the circuits in the case of resistors, or are attached by reflow soldering to the appropriate circuit pad in a separate operation. The capacitors are single layer chips bonded with low inductance ribbon. The resistors etched as part of the conductor pattern are formed in a tantalum nitride metalization and are passivated through the formation of a tantalum pentoxide over-layer.





Figure 3.3. Two Stage Circuit Schematic

.

.

.

## ORIGINAL PAGE 19 OF POOR QUALITY

#### 3.4 CONTROL LOGIC DESIGN

A block diagram of the control logic is illustrated in Figure 3.4, and the logic control format in Figure 3.5.

The command data is organized as a 32 bit parallel word with a read pulse required to store the decoded data in the update memory (see Figure 3.6 for the data format definition).

Each input/output command pair address is decoded by one of the three 5:25 row and three column decoders. The decoded data is OR'd and routed to the appropriate update memory cell. The update memory is thus programmed during the dwell interval for the next desired matrix state.

The reconfiguration or execute pulse transfers the contents of the update memory to the matrix configuration memory. A high speed driver circuit buffers the RF switch amplifier from the matrix configuration memory. The matrix configuration memory contains the current commanded network pattern.

The control logic is organized in terms of controlling a 1 x 25 segment of the matrix. This permits possible utilization of a single custom LSI containing the control functions of the 1 x 25 sub-matrix. The control logic LSI would contain the decoding logic and the update configuration memory, and as such provides a logical compatible partitioning of the system.

The matrix configuration memory and the RF switch interface drivers may be packaged as another custom LSI. The present concept is to incorporate five latch/drivers into a smaller package so that the RF switch-latch/driver interface path, hence delays, can be minimized.

The control logic circuitry for column decoding consists basically of three 5 to 25 decoders and a 25 bit memory cell. The outputs of the three decoders are OR'd and the result stored in the update memory by the read pulse associated with the data transfer.

The row decoding scheme is similar but does not require the memory feature. The three 5 to 25 row decoders simply provide a sixth input, an enable, to the column decoders.

After completion of the necessary assignments for the next desired network pattern, the data is transferred from the update memory to the matrix configuration memory (high speed latch driver) and subsequently switches the RF amplifier upon receipt of the reconfiguration pulse.

The logic diagram, Figure 3.7, of the digital control unit illustrates the decoding function that would comprise a row or a column decoder. The column logic is slightly more complex than the row logic as it requires an ORing function and memory to store the results in addition to the decoding network.

The logic diagram illustrates the row decoder in its simplest form. It decodes the three bits of data into five of the eight possible states. The decoded row output enables one of five column decoders.

9



Figure 3.4. Control Logic Block Diagram

## original page 18 Of poor quality





## DATA FORMAT

32 BIT PARALLEL DATA BYTE



DATA	BIT NUMBER						
NUMBER	0 4	5.9	10 - 14	15 19	20 ' 24	25 29	30 31
	INPUT ROW ADR	OUTPUT COL. ADR	· INPUT ROW.ADR	OUTPUT COL. ADR	INPUT ROW ADR	OUTPUT COL. ADR	
2							
3							
4							
5						•	
6		•					
7							
8						×	
9							*



The data field to the enabled column decoder selects the memory cell in that column to be activated. The accompanying read pulse clocks the data into the flip-flop thereby completing the crosspoint selection for a data transfer.

The logic schematic in Figure 3.7 indicates the logic for a 5 x 5 matrix. The logic circuitry is repeated to achieve a full 20 x 20 switch matrix with redundancy.

For a 20 x 20 matrix with five wraparound redundancy, nine data transfers consisting of three crosspoint selections per transfer are required to completely rearrange the entire matrix per the data format illustration Figure 3.6.

## 3.5 LOGIC CIRCUIT INTEGRATION

The control logic as described above can be partitioned into two LSI devices for development of the POC model. The basic decoding logic and its associated update memory constitute one LSI while the second is comprised of the latch/ drivers circuitry needed to provide the matrix configuration memory and RF switch interface functions.

## 3.5.1 Decoding and Update Logic LSI

The 1 x 25 sub-matrix organization provided a convenient "building block" for the decode logic and its required update memory. The number of inputs, outputs, and logical functions needed blend into a suitable 48 pin custom LSI utilizing CMOS-bulk technology.

## 3.4.2 Special Geometry Latch/Driver LSI

The matrix configuration memory which basically breaks down to be a latch/ driver combination is presently conceived to be another LSI utilizing CMOSbulk techniques. The need to minimize system propagation delays, hence line lengths and capacitances, dictates that the latch/driver network be positioned as close as possible to its associated RF amplifier switch control. Ideally a one for one relationship would allow the latch/driver to be located almost directly behind the RF network it controls, hence the shortest lead length possible is obtained. Practically, it is not the best situation for signal distribution of the clock pulse required to interface with all matrix configuration memory devices. Each clock input of the matrix configuration memory adds to the propagation delay because of the increase in line length and associated capacitances. The compromise design solution is to package five latch-drivers circuits and a clock buffer on a special geometry custom LSI.

The two basic LSI components that comprise the control logic are integrated into the 1 x 25 building block as illustrated in Figure 3.8.

#### 3.6 PACKAGING DESIGN

The 20 x 20 coupled crossbar matrix is made up of three basic components. These components are:

- 1. Channel Modules
- 2. Mounting Plate
- 3. Interfacing Circuitry Modules



Figure 3.7. Row or Column Decoder



Figure 3.8. Sub-Matrix (1 x 25) Building Block for Switch Matrix Using Custom CMOS/SOS LSI

## Original page is of poor quality

Forty (40) channel modules (20 input and 20 output), two (2) interfacing circuitry modules and one (1) mounting plate make up the 20 x 20 switch matrix. This arrangement is illustrated in Figure 3.9.

As can be seen, the channel modules are of an I-Beam type construction. This design was chosen for the following reasons:

- 1. It forms a very rigid structure
- 2. It forms a partition between RF and logic circuits.
- 3. It allows the RF circuits to be close enough to the logic circuits so that interfacing the two is not a problem.

The partition formed by the I-Beam design provides two chambers. One chamber will house a string of twenty (20) RF switching circuits and the other chamber will contain a PC board to mount the accompanying logic. Input and output of the modules is through an RF connector mounted to the front wall. Logic interfacing circuitry is wired to the module logic board through a connector mounted on the rear wall as shown in Figure 3.9.

The mounting plate serves as a mounting surface for the modules and also as a mounting fixture for the overall matrix. The input and output modules are assembled on the mounting plate at 90° to each other and are bolted, to the plate, at front and rear. The interfacing circuitry will be mounted to the plate adjacent to the rear of the modules. This allows the most efficient use of space and also minimum cable lengths as shown in Figure 3.9. The mounting of these modules as described above forms a very solid structure while also allowing any individual module to easily be removed for repair or replacement.

In this design, the mounting plate is structured to support the interfacing modules and to act as a mounting fixture for the entire switch matrix. The mounting plate concept results in a significant weight reduction. It eliminates the need of a larger and heavier housing.

The interface logic circuitry modules contain printed circuit board plug-in connectors on one side and mounting provisions on the adjacent side. This allows the modules to be mounted with a minimum cable length to the channel modules.

Each channel module is approximately 13" long x 0.6" wide x 1.6" high; with space allocated for the interfacing circuitry, the overall size and weight of the 20 x 20 matrix becomes 16" long x 16" wide x 3.4" high. Weight of the structure will be approximately 35 lbs. With redundancy included, 5 wraparounds, the overall matrix dimensions increase to 19" long x 19" long x 3.4" high at a weight of 40 pounds.

A cutaway view showing the RF circuit side of the channel module is illustrated in Figure 3.10. This is the basic design for the 20 x 20 switch matrix. The same pattern is extended to accommodate 20 RF circuits.

Each RF circuit consists of three substrates which includes a coupler, GaAs FET, and FET circuitry. The substrates are mounted on a Kovar carrier which separates the coupler from the FET circuitry as shown in Figure 3.11. The

14



Figure 3.9. 20 x 20 Switch Matrix Packaging



Figure 3.10. Channel Module - RF Circuit

.

## ORIGINAL PAGE IS OF POOR QUALITY

usable coupler area is 0.3" x 0.585" and the usable FET circuit area is 0.6" x 0.585". Interconnection of the coupler and FET circuit is through an RF feedthrough which is bonded in an opening milled in the Kovar wall. The Kovar carrier is mounted to the channel module at the top and bottom mounting feet. Input to the coupler is accomplished by means of an RF connector which is mounted on the corner of the channel module. Output of the FET circuit is through a 50 ohm interconnect, located in the lower right hand corner of the amplifier assembly. The interconnects are placed into counterbored holes, in the base of the channel module, and secured with press fit retaining rings. The interconnect extends from the base of the module so that positioning in the mounting plate will be simplified. This design allows the upper and lower modules to mate within the mounting plate and thus reduces the amount of play between the two interconnects.

Interfacing between the RF circuits and the logic circuits is accomplished by bringing wires from the logic circuit through holes drilled in the partitioning wall, and terminating at pads on the FET circuit.

The logic circuit side of the channel module consists of a printed circuit board which spans the entire module length, and a 32 pin connector wired to the PC board. The connector mounts on the channel module back wall, and allows connection to the external interface circuitry.

## 3.7 RELIABILITY

This section presents the results of the reliability analyses that have been completed relative to the 20 x 20 IF switch matrix.

If no redundancy is employed within the switch matrix, the probability that any one of n inputs can be connected to any one of n outputs at any time during a ten (10) year mission is calculated as follows:

$$P_s = R^N$$

where  $P_s$  = Probability of success

- N = Number of crosspoints (n<sup>2</sup>)
- $R = e^{-T} = Probability of success of one crosspoint$
- T = 87600 hours (10 years)
- $\lambda$  = Failure rate of a crosspoint

This matrix, for n = 20 and with no redundancy included, will result in a low probability of mission success (0.30065 for ten years for an assumed crosspoint reliability of 0.997). To increase this probability of mission success, redundancy is incorporated using the "wraparound" technique as illustrated in Figure 3.12.

To assess the reliability of the IF switch matrix using the "wraparound" technique for redundancy, the following guidelines and/or assumptions were used:

1. For success any input can be connected to any output at any time.



Figure 3.11. Microwave Switch Crosspoint Carrier Assembly



Figure 3.12. Wraparound Redundancy for Crossbar Switch Matrix

-

## ORIGINAL PAGE IS OF POOR QUALITY

•

- 2. Mission life is 10 years.
- 3. Two crosspoints in a wraparound can be activated to connect an input to an output if its crosspoint fails to close.
- 4. No single failure in a crosspoint results in either a short between . an input an output line, or a short to ground on an input or output line.
- 5. One wraparound (two crosspoints) can successfully connect an input to any output if one or all crosspoints fail to close on an input row or one or all crosspoints fail to close on an output column.
- 6. A switchable amplifier is required in each wraparound to compensate for loss of signal gain due to coupler loss in the second crosspoint of the wraparound. This amplifier is equivalent to an additional crosspoint for reliability calculations.
- 7. Each input line and each output line requires a coax connector. Each coax connector is a potential single point failure for the overall switch matrix. The probability of success for the overall switch matrix is then calculated as the probability of success of 40 coax connectors times the probability of success of the switching matrix.
- 8. The probability of success of the switch matrix was calculated by using a truth table.

## 3.8 RESULTS OF RELIABILITY TRADE STUDIES

During the initial design stages, reliability trade studies were conducted. The results of these studies has shown that the optimum design for a 20 x 20 IF switch matrix based on weight, power consumption and reliability is one that contains:

- 1. Five wraparounds for redundancy.
- 2. Separate IC logic to control each GaAs FET switch in a crosspoint, to eliminate single point failures.
- 3. The optimum building block for the switching logic (to control the switch of each crosspoint) when considering the IC packaging complexity and output pins, is a 1 x 25 matrix. The use of 25 of these building blocks readily provides a 20 x 20 switch matrix with 5 wraparounds.
- 4. A 32 bit interface method of decoding the input logic to control the switches of a crosspoint.

The reliability success diagram and the predicted reliability for a 20 x 20 IF switch matrix is shown on Figure 3.13. The overall probability of success for the IF switch matrix is limited by the forty non-redundant coax input and output connectors.

## 3.9 CONCLUSIONS

A 20 x 20 IF switch matrix containing five wraparounds and controlled by a 32 bit interface logic is the optimum design. This optimum design will provide an IF switch matrix that has a 0.97992 probability of success for ten years with only the input and output coax connectors as potential single point failures.

ORIGINAL PAGE IS OF POOR QUALITY



Figure 3.13. Switch Matrix Reliability Success Diagram

#### SECTION 4

## BREADBOARD DEVELOPMENT

A Breadboard Development Task was undertaken to prove feasibility of the technical concepts developed during the Task I Switch Matrix Design study. Individual microwave couplers were first evaluated prior to fabrication and test of a cascade of five couplers. A single stage, followed by a two stage GaAs FET switch/amplifier design was then evaluated. A test fixture to verify the performance of the two stage switch/amplifier interconnect system was completed. Test results of a fully integrated microwave switch crosspoint was then evaluated (Figure 4.1).

In order to minimize breadboard costs, it was elected to build a 5 x 5 switch matrix mechanical model, but populate only nine of the crosspoints with microwave switches as shown in Figure 4.2. The control logic design was evaluated using integrated circuits for all of the design with the exception of the high speed switch drivers which utilized discrete bipolar devices. High speed switch drivers were located at crosspoints 1,1 and 5,1. The balance of the microwave switches were driven with regular TTL devices.

A block diagram of the breadboard switch matrix design is shown in Figure 4.3. The only difference between this and the Task I design was the grounding of Gate 2 on both GaAs FETs. Because of the high output Q of the GaAs FETs, 2.5 GHz bandwidths could not be achieved in the computer design model. By grounding Gate 2 of the FETs, 2.0 GHz bandwidth was achieved. Figure 4.4 illustrates a block diagram of the control logic. Row and Column decorders, and memory circuits for twenty-five crosspoints were provided for evaluation; however, only nine switch drivers were assembled.

A fully populated input row channel module is shown in Figure 4.5. This view shows the microwave integrated circuit (MIC) side of the channel assembly. The crosspoint interconnect system is shown on the bottom edge of the channel. A center conductor pin is seated in the one connector at the left side of the assembly. A wire provides the logic drive signal from the reverse side of the channel.

The fully integrated breadboard switch matrix is shown in Figure 4.6. The discrete component high speed switch drivers are shown in the logic side of the channel modules. As shown, space was the limiting factor of providing only two high speed switch drivers. This picture also shows the basic structure of the switch matrix. The output column channels are shown on the top of the matrix, the mounting plate in the center, and the input row channels on the bottom.

Figure 4.7 shows the two control logic printed wiring boards and the breadboard test box. Toggle switches on the test box are used to set the switch matrix crosspoint address data.

A summary of the breadboard test data is as follows:

- IF Frequency 6.25 GHz
- Bandwidth
   2.0 GHz



Figure 4.1. Two Stage Switch Crosspoint Mounted in a Test Fixture

ORIGINAL PAGE IS OF POOR QUALITY



Figure 4.2. Breadboard Switch Matrix Crosspoint Allocation







Figure 4.4. Control Logic Block Diagram



Figure 4.5. Breadboard Channel Assembly

23

POOR ONVILLE

ORIGINAL PAGE IS



OF POOR QUALITY

Figure 4.6. Breadboard Switch Matrix



Figure 4.7. Breadboard Switch Matrix Control Logic and Test Box

25

OF POOR QUALITY
		ORIGINAL PAGE 19
Off-State Isolation	> 65 dB	OF POOR QUALITY
Insertion Loss	17 dB	
Switching Speed	2 nsec's	
VSWR	1.4:1	

Figure 4.8 shows a data plot from an HP Automated Network Analyzer of a crosspoint (2,1) insertion loss versus frequency over temperature.



Figure 4.8. Breadboard (2.1) Insertion Loss vs. Frequency over Temperature

#### SECTION 5

ORIGINAL PAGE IS

## PROOF OF CONCEPT MODEL DEVELOPMENT

#### 5.1 SWITCH MATRIX

A major effort of the Switch Matrix Program was the design, fabrication, and test of a Proof-Of-Concept (POC) Model of the 20 x 20 IF Switch Matrix utilizing 1982 Technology. The POC design was basically the same as the breadboard design. Design efforts evaluated and improved the coupler performance and termination in order to meet the VSWR requirement of 1.2:1. A tradeoff between gain vs bandwidth was completed in order to improve insertion loss of the switch crosspoints. Gain bandwidth is primarily a function of the GaAs FET device. It was decided to redesign the crosspoint for a bandwidth of 1.3 GHz at an insertion loss of 11 dB.

The POC model was physically the size of a 20 x 20 matrix with one wraparound channel for redundancy. The unit was populated with only sixty-one crosspoints in order to minimize cost, but be able to demonstrate feasibility of the conceptual design. The active crosspoints are shown in Figure 5.1. It was also decided that the control logic would be fabricated using discrete integrated circuits rather than a custom LSI design in order to minimize costs. The complete logic design concept was incorporated into the POC model; however, crosspoint addressing was only provided for the sixty-one crosspoints as shown in Figure 5.2. Control logic timing and data formating are the same as discussed in Section 3.4.

A close-up view of the microwave integrated circuit (MIC) carrier assembly is shown in Figure 5.3. This photograph shows the output stage of the microwave switch crosspoint, and Figure 5.4 shows the complete output column channel assembly. Figure 5.5 shows the reverse side of the channel which is a closeup of the logic switch drivers. For a flight model switch matrix, the discrete logic components would be replaced with a custom LSI package. Figure 5.6 shows the complete logic switch driver assembly.

The POC model control logic, excluding the switch drivers, are shown in Figure 5.7. Both boards are identical; the board on the right is the front side, and the board on the left is the rear side. The control logic assembly consists of two multilayer printed wiring boards. Each board contains 122 integrated circuits and provides the redundant logic control system for addressing the switch crosspoints. A heat sink design extracts heat from under each IC package and conducts it to the outer edges of the board where it is distributed via the mounting clips to the switch matrix housing. The heat sinks were chemically milled six-ounce copper foil, plated and bonded to both sides of the printed wiring boards.

The fully integrated POC Model is shown in Figure 5.8. The Switch Matrix is shown with the cover removed, exposing the input row channel assemblies. In Figure 5.9 the bottom of the Switch Matrix is shown with the output column channels and the control logic printed wiring board assemblies exposed.







Figure 5.2. POC Model Control Logic Block Diagram



Figure 5.3. MIC Carrier Assembly

ORIGINAL PAGE IS OF POOR QUALITY



Figure 5.4. POC Column Channel Assembly (MIC Side)

ORIGINAL PAGE IS OF POOR QUALITY



Figure 5.5. Logic Switch Driver Assembly



Figure 5.6. POC Column Channel Assembly (Logic Switch Driver Side)

100 HOD. Part of the second 100 CON 600 CON 674 0 00 00 00 00 00 00 00 00 00 00 00 00 ന്ന നാ നാ 00 00 00 6.9 00000 а.С 47E26384861 0 0 6 4 արդվություններությունը հայտարին հայտարին հայտարին հայտարին հայտարին հայտաներին հայտարին հայտարիին հայտարին հայտարիին հայտարին հայտարին հայտարին հայտարիին հայտարին հայտարիին հայտարիին հայտարիին հայտարիին հայտարիիին հայտարիին հայտարիին հայտարիին հայտարիին հայտաիի հայտարիին հայտաիի հայտաիիի հայտարիիի հայտարիին հայտարիիիի հայտարիիիի հայտարիիիիին հայտարիին հայտարիին հայտարիիիին հայտարիին հայտարիին հայտարիին հայ GENERAL S ELECTRIC

Figure 5.7. POC Control Logic Printed Wiring Assemblies

31

OF BOOK ONVILLA

OF POOR QUALITY



Figure 5.8. POC Model Switch Matrix (Top)

ORIGINAL PAGE IS OF POOR QUALITY



Figure 5.9. POC Model Switch Matrix (Bottom)

## ORIGINAL PAGE IS OF POOR QUALITY

### 5.2 SPECIAL TEST EQUIPMENT

In order to simulate an on-board satellite computer controlling the Switch Matrix, a Special Test Set was designed and fabricated as part of the POC Model Development. This Test Set provides the 32 bit address code, the read pulse, and reconfiguration pulse in either a manual mode or automatic mode. The test set also supplies the DC voltages to the switch matrix. The Special Test Equipment is shown in Figure 5.10.

In the manual mode, one to three crosspoints are addressed by setting the front panel thumb wheel switches to the desired switch crosspoint address. A manually activated read pulse followed by a reconfiguration pulse updates the switch matrix with the new crosspoint data. The selected crosspoints will remain activated until another combination is dialed into the test set. The configuration display indicates which crosspoints are addressed. In the automatic mode, one through sixteen predefined matrices, stored in internal ROM are selected at the front panel. A reconfiguration rate of 2 to 128 useconds may be selected. Once initiated, the test set will automatically transmit the matrix configuration address codes, read pulses, and reconfiguration pulses, repeating the sequence as long as desired. An external word generator may be used with the test set to provide a random reconfiguration sequence in order to simulate an SS-TDMA operating system.

#### 5.3 POC TEST RESULTS

As the assembly of POC model components were completed, Component Acceptance Tests were performed to evaluate performance versus breadboard results and design goals. A summary of this data is shown in Figure 5.11. With the exception of switching speed, the data indicates that the POC model design meets or exceeds the design goal requirements. The difference in switching speed was found to be caused by the narrow range of GaAs FET gate voltage vs. gain at the top of the bias/gain curve. In the off state the GaAs FET gate is biased at -4 VDC, whereby the bias is switched to approximately -0.5 VDC for the on state. Full amplifier turn-on does not occur until the gate bias reaches approximately 95% of its final value. The slope of the turn-on voltage time constant therefore controls the switch on time of the GaAs FET. Switching the GaAs FET off is accomplished within 3 nseconds. This problem can be resolved by additional design effort within the logic switch driver and GaAs FET bias circuits. It was considered a design problem and not a technology problem, therefore rework of the switch crosspoints was not considered cost effective at this time.

As final testing of the POC model proceeded, fractures were found at the crosspoint interconnect tab welds. The tabs are welded to an MIC substrate pad. Gap tolerances between the connector and MIC pads (10 mils) were enough to stress the welds when the channels were plugged in and out of the matrix assembly. To correct this problem, a small ribbon wire service loop was welded between the connector pad and the MIC substrate pad. This fix was implemented in both row and column channels; however, since the interconnect system is a part of the crosspoint bandpass filter, the two ribbon wires added a series impedance within the filter which resulted in detuning of the filter. It was elected to retune 50% of the crosspoints without removing the substrates from the channels because the problem was considered a process problem and not a technology problem. A statistical analysis was completed with new data after retuning the crosspoints and is summarized in Figure 5.12.



Figure 5.10. POC Model Special Test Equipment

35

OF POOR QUALITY

# ORIGINAL PAGE IS OF POOR QUALITY

	Design Goal	Breadboard	POC
Bandwidth 1 dB (GHz)	1.0-2.5	2.0	1.05
Insertion Loss (dB)	15(max.)	17	10.7
Off State Isolation (dB)	40 (min.)	65	70 .
VSWR	1.2 (min.)	1.4	1.2
Switching speed (nsec)	10 (min.)	12	25
Gain Ripple (dB)	1 (max.)	1.	0.56
Reconfiguration rate (usec)	2 (max.)	2	2 .
IF Frequency (GHz)	3-8	6.25	6.5

Figure 5.11. Component Acceptance Tests

## SWITCH MATRIX

PERFORMANCE REQUIREMENTS VS POC MODEL RESULTS

TITLE	REQUIREMENT	POC TEST RESULTS
RECONFIGURATION RATE	2 USEC's MAX	2 USEC's
SWITCHING TIME (90% POINTS)	10 NSEC's MAX	24.9 NSEC's
INTERMEDIATE FREQUENCY	3.0 TO 8.0 GHz	6.5 GHz
BANDWIDTH 1 DB	1.0 GHz MIN	0.95 CHz
GAIN RIPPLE (OVER BW)	1.0 DB MAX	1.1 DB
PHASE LINEARITY DEVIATION	±5° MAX	8.9 <sup>0</sup>
INSERTION LOSS	15 DB MAX	16.1 DB
ISOLATION	40 DB MIN	>75 DB
IMPEDANCE (INPUT/OUTPUT)	50 OHMS	50 OHMS
VSWR (INPUT)	1.2 MAX	1.3
VSWR (OUTPUT)	1.2 MAX	1.4
SIGNAL TO NOISE	35 DBC MIN	50 D3C
INTERMOD DISTORATION	35 DBC MIN	52 DBC
1 DB GAIN COMPRESSION	N.A.	0 DBM
SIZE	16" x 16" x 6"	16.6" x 18.6" x 6.6"
MATRIX SIZE	20 x 20 MECH 57 ACTIVE CROSS- POINTS	20 x 20 MECH 57 ACTIVE CROSSPOINTS 1 WRAPAROUND PATH
POWER	NA	33 W
WEIGHT	NA	35 LBS

Figure 5.12. POC Model Switch Matrix Test Summary

### SECTION 6.0

## RELIABILITY PROJECTIONS

A reliability model and analysis was completed for the 20 x 20 IF Switch Matrix during the Task I study. An update of the preliminary reliability studies was undertaken after completion of the POC model design. The basic change is the incorporation of the microwave switch crosspoint design utilized in the POC model. Since a discrete IC design was used in the POC model for the control and switch driver logic, and an LSI custom design would be used for the flight model, the original logic circuit assumptions used for the preliminary analyses are valid for this update.

The revised Probability of Success model is shown in Figure 6.1. It consists of three major parts: input/output microwave coax connectors, redundant row and column decoders, and the switch matrix. The switch matrix includes the control logic memory latches, switch drivers, GaAs FET switches, and the cross-point interconnects. Based on the model, the total IF Switch Matrix probability of success for a ten year mission life is a function of the number of wraparounds. A computer program was developed to determine the switch matrix reliability versus the number of wraparounds for different failure patterns. A summary of the computer analysis is shown in Figure 6.2. With zero wraparounds the probability of success for the complete switch matrix (P<sub>M</sub>) 0.29483. As the number of wraparounds increase, P<sub>SW</sub> increases with a corresponding increase of P<sub>M</sub>; however, when five wraparounds are considered, the incremental change of P<sub>M</sub> becomes limited by the probability of success of the input/output coax connectors (P<sub>C</sub>) and not by P<sub>SW</sub>.

For a future flight model, the number of wraparounds used would be based on system requirements and the resulting probability of success assigned to the IF Switch Matrix.

> ORIGINAL PAGE IS OF POOR QUALITY



PROBABILITY OF SUCCESS OF IF SWITCH MATRIX =  $P_C * P_D * P_S W$ 

Figure 6.1. Flight Model Reliability Model

$$P_{m} = P_{C} * P_{D} * P_{SW}$$

No. of Wraparounds	PC	Р <sub>D</sub>	Psw	P <sub>M</sub>
0	0.98065	0.99999	0.30065	0.29483
,1 .			0.68172	0.66853
2			0.90154	0.88408
3			0.97822	0.95929
4			0.99606	0.97678
5	Ý	¥	0.99848	0.97916

 $P_{C} = Coax Connectors$   $P_{D} = Row & Column Decoders$   $P_{SW} = Switch Crosspoints$  $P_{M} = Switch Matrix$ 

Figure 6.2. Probability of Success vs Number of Wraparounds for 10 Years

# SECTION 7 1987 100 x 100 SWITCH MATRICES OF POOR QUALITY

Task II studies evaluated projected technologies that would be available by 1987 for the development of large scale (100 x 100) high speed data switching at both microwave IF frequencies and at baseband. The first sub-task, for both designs, was an Architecture and Switch Device study which evaluated and compared the projected technologies for an optimum architecture, switch device, and control logic, that would meet the requirements of a 100 x 100 switch matrix. Next a Parametric Tradeoff analysis was completed between functional performance, matrix size, and reliability in order to determine the optimum design approach. Utilizing the results of the first two sub-tasks, a final design concept was developed for both IF and Baseband switch matrices.

Included in this study was a Switch Matrix Comparison which compared the Large IF Switch Matrix to the Large Baseband Switch Matrix. To make the comparison meaningful, the baseband switch included the modems required for an IF to baseband translation. A second comparison was made of the Large IF Switch Matrix to a scaled up version of the 20 x 20 IF Switch Matrix, utilizing 1982 technology.

## 7.1 100 X 100 IF SWITCH MATRIX

The coupled crossbar architecture was selected as the optimum architecture based on functional performance, expandability of design, and reliability. GaAs MESFET technology was determined to be best for wideband, high speed switching devices. The optimum approach was the integration of both the control logic and microwave switching devices into GaAs MESFET substrates utilizing Monolithic Microwave Integrated Circuit (MMIC) technology. Since state of the art processing restricts the useful size of GaAs substrates, an approach to the design of a 100 x 100 switch matrix was the development of smaller 12 x 12 submatrices.

Figure 7.1 indicates the concept of assembling sixty-four 12 x 12 submatrices into a resulting 96 x 96 Switch Matrix.

Reliability analysis concluded that the optimum submatrix design would include four internal wraparounds rather than redundancy around the complete 96 x 96 matrix (Figure 7.2). Each crosspoint would include a two stage microwave switch/amplifier isolated from the input/output lines with 20 db couplers. То achieve the full size reduction offered by MMIC technology, high reliability active couplers must be developed to replace the larger quarter-wave high reliability passive couplers. For reliability, redundant logic switch drivers were included in the crosspoint design (Figure 7.3). A switch crosspoint MMIC layout, Figure 7.4, indicates a design using passive couplers. A metal plate is shown between the upper and lower GaAs substrates. This would provide isolation, reducing the possibility of unwanted input line signals leaking through to the output lines. The complete two stage switch/amplifier and redundant control logic would be fabricated on the upper substrate. A feedthru connection would transfer the signal to the lower substrate which contains the output coupler and output transmission line.



Figure 7.1. 96 x 96 Switch Matrix



Figure 7.2. 12 x 12 Submatrix

ORIGINAL PAGE 19 OF POOR QUALITY.



Figure 7.3. Switch Crosspoint Block Diagram



Figure 7.4. Switch Crosspoint MMIC Layout

.

## 7.2 100 X 100 BASEBAND SWITCH MATRIX

The optimum architecture for the 100 x 100 Baseband Switch Matrix is the same as the coupled crossbar method developed for the IF Switch Matrix. Sixty-four 12 x 12 submatrices would be assembled into a 96 x 96 matrix structure. At baseband, CMOS technology would be best for integration of the analog switching devices and control logic. Reliability studies concluded that at baseband, redundancy would be best implemented at the crosspoint, which would therefore eliminate the four wraparound paths within each submatrix.

The redundant crosspoint, Figure 7.5, consists of cascaded switchable dual gate CMOS FETS, two of them in parallel. The redundant crosspoint amplifiers are passively coupled to the input/output lines via 23 db resistive line couplers. Separate latch/driver and comparator logic circuits for each amplifier are driven in tandem at the crosspoint address lines.

## 7.3 SWITCH MATRIX COMPARISON

Summary results of the comparison between the large IF and the large baseband switch matrices are shown in Figure 7.6. The baseband switch was made functionally equivalent to the large IF switch by adding a QPSK modem to each channel. No significant difference in performance exists between the two implementations. However, a severe penalty is paid in the baseband approach in terms of power consumption, reliability, size and weight. The large IF switch is clearly the preferred choice unless significant system advantages accrue from having the data at baseband.

For the next comparison, the 1982 20 x 20 POC Model IF Switch Matrix was scaled up to a 96 x 96 matrix. It was then compared to the 1987 large IF Switch Matrix, with the results shown in Figure 7.7. Allowing for some differences in performance characteristics, the large IF switch and the scaled-up POC model ' were roughly equivalent except for size, weight, and reliability. The scaled POC model is much larger and heavier because of the discrete technology employed in its implementation. The large IF switch matrix is clearly the preferred design.



Figure 7.5. Baseband Switch Matrix Crosspoint Block Diagram

			Baseband Switch
Parameter	Large IF Switch	<b>Baseband Switch</b>	plus QPSK Modems
Matrix size	96 x 96	Same	Same
Connectivity	Any of the inputs to any	Same	Same
	of the outputs. One for		
	one. `		
Reconfiguration rate	<2 microseconds	Same	Same
Switching time	<10 nanoseconds	< 10 nanoseconds	< 12 nanoseconds
Computer interface	61 lines	Same	Same
Electrical performance			•
Input signal level	-5 <u>+</u> 5 dBm	-6 <u>+</u> 5 dBm	-5 <u>+</u> 5 dBm
· Frequency spectrum	$8 \pm 0.25 \text{ GHz}$	25 to 500 MHz $\cdot$	$8 \pm 0.25$ GHz
Flatness	$\pm 1  \mathrm{dB}_{-}$	$\pm 1  dB$	< <u>+</u> 1 dB
Phase linearity	<u>+</u> 5° max.	$\pm$ 50 max,	N/A
Isolation	>40 dB all inputs	> 42 dB all inputs	Negligible S/N degradation
	Equal signal strength	Equal signal strength	
Insertion loss	30 dB max.	• 32 dB max.	32 dB max.
Noise	> 35 dB below output	> 35 dB below output	N/A
•	signal level · .	signal level	
Intermodulation (3rd order)	- 30 dB Two equal tones	- ~ 34 dB Two equal tones	N/A
<ul> <li>Impedance (input/output)</li> </ul>	50 ohms	Same	Same
VSWR (input/output)	1,2:1	Same	Same
Power consumption	129.3 watts	63 watts	500 to 1000 watts
Reliability (10 year mission)	0.76867	0.91019	0.3998* (Redundant Modems)
Mechanical		•	. '
Size	$12 \times 12 \times 2$ in.	10.5 x 10.5 x 3.5 in.	10 x 10 x 15 in.*
Weight	11.5 lbs	12.7 lbs	60 lbs.
Projected costs	· ·		
Hardware development	\$3.1 million	\$3.1 million	\$4.5 million
<ul> <li>New technology</li> </ul>	\$4.58 million	\$4.21 million	\$6.3 million
Scaleability beyond 96 x 96	Feasible with degraded performance	, Same	Same
Growth to larger bandwidth	Same as above.	Same	Same
Operating temperature	-10°C to +50°C	Same	Same

\*Based on a ground equipment design (DSCS III QPSK BER Test Equipment) reconfigured for flight operation.

Figure 7.6. Large IF vs. Baseband Switch Matrix

ORIGINAL PAGE IS OF POOR QUALITY

Parameter	Large IF Switch	POC Model	POC Model Scaled Up
Matrix size	96 x 96	20 x 20	96 x 96
Connectivity	Any of the inputs to any of the outputs. One for one.	Same	Same
Reconfiguration rate	<2 microseconds	Same	Same
Switching time	<10 nanoseconds	Same	Same
Computer interface	61 lines	100 lines	700 lines
Electrical performance			
Input signal level	-5 + 5 dBm	$0^{\circ} + 5  dB$	0 <u>+</u> 5 dB
Frequency spectrum	8 + 0,25 GHz	(5.5  to  7.85) + 1.25  GHz	(5.5 to 7.85) + 0.5 GHz
Flatness	+1 dB	$\pm 1 \text{ dB/2.5 GHz}, \pm 0.5 \text{ dB/}$ 500 MHz	<u>+</u> 1 dB/1.0 GHz
Phase linearity	+ 5° max.	Same	Same
Isolation	>40 dB all inputs ·	>40 dB all inputs equal signal	> 33 dB - same crosspoint signal strength
Insertion loss	30 dB max.	15 dB max.	21 dB max.
Noise	> 35 dB below output signal level	Same	Same
Intermodulation (3rd order)	- 30 dB Two equal tones	- 35 dB Two equal tones	- 35 dB Two equal tones
Impedance (input/output)	50 ohms	Same	Same
VSWR (input/output)	1.2:1	Same	Same
Power consumption	129.'3 watts -	8 watts	44 watts
Reliability (10 year mission)	0.76867	~ 0.97	~ 0,751
Mechanical	•		-
Size	$12 \times 12 \times 2$ in.	485 in <sup>3</sup>	12,000 in <sup>3</sup>
Weight	11.5 lbs	20 lbs,	500 lbs.
Projected costs	•		
Hardware development	\$3.1 million	\$1.3 million	· \$12.7 million
New technology	\$4.58 million	None	None
Growth to larger bandwidth	Feasible with degraded performance.	Same.	Same
Operating temperature	-10°C to +50°C	Same	Same

ORIGINAL PAGE IS

.

· .

#### SECTION 8

#### FUTURE TECHNOLOGY DEVELOPMENT

## 8.1 REDUNDANCY MANAGEMENT

Redundancy management is a major technology issue which, while briefly addressed in the Task I studies, must be fully resolved preparatory to operational use of the system. In particular, for the Switch Matrix, corrective action in the event of a failure must be promptly implemented to avoid unacceptable operational down-time.

The principal feature by which the matrix realizes the desired reliability is through wraparound circuitry. Thus, redundancy management entails continual on-board self test to:

- 1. Determine if a crosspoint has failed
- 2. Locate the failed crosspoint
- 3. Determine which wraparound paths are available
- 4. Reroute signal traffic from the failed crosspoint through the . selected wraparound path to the desired output.

There are two methods of implementing the control or intelligence function of the self test system, namely: (1) use of the on-board computer to control decision functions, and (2) a microprocessor integrated in the matrix. The onboard computer could determine when to test the switch matrix and which wraparound to employ. Alternatively the switch matrix could embody its own internal control capability by use of an integrated microprocessor to control the self test function. This would make the switch matrix entirely self-contained.

Study of redundancy management should address how frequent and the optimal time to test to minimize traffic interruptions. In addition, an algorithm for control of the self test system needs to be developed and demonstrated. A suggested plan for the study of such a self test approach is shown in Figure 8.1. The 5 x 5 Breadboard Switch Matrix could be utilized for the self test proof of concept model, to minimize study costs.

A block diagram of a candidate self test system concept is shown in Figure 8.2. A test oscillator, stepped automatically, injects a signal into each input row of the switch matrix. A detector measures the signal at each column output. The detected signal is compared to determine if a specific switch matrix crosspoint has failed.

A column is added to the switch matrix for injection of a test oscillator signal into the input rows, and a row is added for coupling the switch matrix test signal from a desired output column to the detector circuit. An amplifier may also be required to compensate for the insertion loss of the extra switches within the switch matrix path. The wraparound paths would also be tested. The switch matrix is tested by sequentially connecting the appropriate oscillator column switch and the appropriate detector row switch to the switch crosspoint

# ORIGINAL PAGE IS OF POOR QUALITY

- SYSTEM DESIGN FOR SS-TDMA TRAFFIC
  - FREQUENCY OF TEST
  - WHEN TO TEST
  - INTERNAL OR EXTERNAL ROUTING CONTROL
- ALGORITHM
- DESIGN POC MODEL

INTEGRATE WITH 5 X 5 BREADBOARD SW MATRIX

- FABRICATE AND TEST POC MODEL
- STUDY FLIGHT MODEL IMPLEMENTATION





Figure 8.2. Block Diagram of a Conceptual Self Test System

under test. Absence or deterioration of the desired detector output would flag the control logic and indicate a failed crosspoint.

The oscillator-detector operation can also be checked independent of the switch matrix. The total communications system could be tested by monitoring uplink signals at the detector, and by generating downlink signals with the test oscillator appropriately modulated.

During normal switch matrix operations, command data from the on-board computer defining the matrix configuration passes through the interface circuitry and is acted upon by the Matrix Control Logic. The matrix control logic establishes the switch matrix configuration. For the self test feature, the control computer could issue a command via the command data base, to initiate self test. That command is decoded in the matrix control logic and initiates a start signal to the sequence generator. The sequence generator initializes the program counter to a known starting state, thus enabling the oscillator and detector. The address generator establishes the routing of the test signal from the oscillator through the matrix to the detector. The output of the detector is digitized in an A/D converter. The digital signal is then compared with high and low limit references for acceptability. The output should fall within this range or the switch is considered failed. Decision logic determines the results of the comparison and issues a Pass/Fail Flag to the sequence generator. If a failure is identified, the sequence generator loads the address location of the failed switch and a fail status bit to the switch status register for transfer to the computer.

## 8.2 MONOLITHIC MICROWAVE INTEGRATED CIRCUITS

A major technology issue for future high capacity switch matrices is the development of an appropriate monolithic microwave integrated circuit (MMIC) including both the microwave switch crosspoints and associated control logic as discussed in Section 7 of this report. The key technology advancements required to realize such an MMIC switch matrix design suitable for eventual flight realization are summarized as follows:

- and the second sec
- A mature high reliability GaAs MMIC process suitable for both RF switch and high speed logic implementation into a common chip.
- The development of high isolation multilayer substrate techniques for fabricating switch crosspoints.
- The development of high quality RF submatrix and large numbers of input/output connections.
- The development of a 12 x 12 submatrix building block embodying highisolation RF transmission lines and passive distributed couplers, with large area GaAs wafer construction up to approximately two square inches. Active device matching should also be evaluated.

A development program for an MMIC Switch Matrix should include a comparative study of passive and active couplers. Improving the reliability of active couplers for spare missions would be extremely valuable since high reliability active couplers are required to realize the full miniaturization potential of MMIC designs. General Electric, Valley Forge Space Center, has recently achieved promising results in the design and fabrication of a two stage GaAs MMIC switch/amplifier for use in switch matrix designs. This effort was completed with IR&D funds. This technology achievement can be extended to the integration of a complete switch crosspoint, including couplers, microwave switch, and control logic. Further evolution would include development of an MMIC 4 x 4 fully integrated switch matrix, followed by the development of a complete 12 x 12 GaAs submatrix, including four wraparounds for redundancy.

,

#### SECTION 9

#### CONCLUSION

This multi-year Switch Matrix program, sponsored by NASA Lewis Research Center as a part of their Advance Communications Satellite Technology Program, has culminated in the development of a Proof of Concept Model 20 x 20 IF Switch Matrix utilizing 1982 technology. The IF Switch Matrix was one of the identified key technologies that was to be developed in order to realize future operational high capacity, multibeam, high speed switching, satellite communications systems.

For both 1982 and 1987 IF Switch Matrix implementation, the coupled crossbar matrix was selected as the optimum architecture. Loose signal coupling (> 15 db) of the switch crosspoints to the input and output transmission lines prevents both main lines from being disabled in the case of a switch crosspoint failure that results in a short to ground. Therefore, single point failures of a complete input row or output column are eliminated.

To achieve a package size which provides a reasonable weight and volume for spacecraft applications, the IF frequency has been chosen to be as high as possible. Within the constraints imposed by the various design goal requirements, the 5.0 to 7.5 GHz band was selected as the optimum IF frequency. The goal of achieving 2.5 GHz bandwidth also favors a high center frequency where the percentage bandwidth is minimized for best possible amplifier stage matching.

A dual gate GaAs FET was the selected device for microwave crosspoint switching. Good on/off gain ratios provide the required off state isolation. Low power gate switching and low on state drain current requirements are most favorable when operating the switch matrix from a limited power battery system. The dual gate FET does exhibit a higher output Q than the single gate FET, therefore resulting in a gain bandwidth compromise. GaAs FETs also exhibit high speed switching capabilities which meets the system switching requirements.

The switch crosspoint consists of a two stage dual gate GaAs FET switch/ amplifier providing approximately 19 db gain. This gain reduces the combined input/output 30 db coupler losses to a typical crosspoint insertion loss of 11 db. Independent logic switch drivers are used to control the on/off state of the cascaded GaAs FETs. Redundant logic switch drivers were chosen to eliminate single point failures in either of the GaAs FETs or in the logic switch drivers.

The selected computer interface for switch crosspoint addressing is a 32 bit parallel code. The 32 bit interface, which is TTL compatible, was selected because it is a logical extension of current computer architecture and offered an optimum design in the areas of speed and interconnections when alternate options were studied. The control logic design provides redundancy for the elimination of single point failures.

4 F.

For a flight model design, a custom CMOS LSI was the selected control logic device technology. The logic design is partitioned so that only two basic custom LSI chips are required. To prove feasibility of the control logic design, discrete components were used in the Proof of Concept model to reduce development costs. Fabrication of the custom LSI chips were not considered to be a technology issue.

The switch matrix packaging design features an integrated modular approach utilizing individual input and output channel modules which are connected by an RF interconnect system. I-beam construction of the channel modules separates and isolates the microwave switch circuits from the logic control circuitry. The channel modules are mounted to a base plate with the input row channels on one side of the base plate, and the output column channels mounted orthogonally on the reverse side. The base plate aides in the alignment of the channel modules, and becomes a part of the input/output crosspoint microwave interconnect system.

In summary, results of the 20 x 20 Switch Matrix Proof Of Concept Model indicates that the design is feasible for application in a multichannel SS-TDMA communications system. Expandability, a design goal requirement, for switch matrices of sizes other than 20 x 20 can be readily achieved with this design. Gain bandwidth products of available GaAs FETs for the microwave switch crosspoint would be the limiting component for switch bandwidth and insertion loss requirements of an operational transponder.

Reliability of the switch matrix for a ten-year mission life would be a function of the size of the matrix and the number of wraparounds required to meet the reliability figure allocated to the switch matrix by transponder tradeoff studies. It is concluded from the Proof Of Concept model efforts that wideband, high speed switching is practicable for flight model application utilizing 1982 technology.

Results of the 1987 100 x 100 IF Switch Matrix conceptual design study illustrates an approach to the future requirements of a high capacity, wideband SS-TDMA switch matrix. The design approach stresses high reliability to assure a mission life of ten years.

GaAs Monolithic Microwave Integrated Circuits are key technologies to be developed to realize such high capacity switch matrices. Integration of the control logic into the GaAs substrate is essential to meet the high speed switching requirements. High reliability active couplers, to replace the passive couplers, must be included in the GaAs substrate development in order to achieve full miniaturization advantages of monolithic circuits.

> ORIGINAL PAGE IS OF POOR QUALITY

NASA CR-168089

# SPACECRAFT IF SWITCH MATRIX FOR WIDEBAND SERVICE APPLICATIONS IN 30/20 GHz COMMUNICATION SATELLITE SYSTEMS FINAL REPORT

GENERAL ELECTRIC COMPANY

PREPARED FOR

NATIONAL AERONAUTICS AND SPACE ADMINISTRATION

.

NASA LEWIS RESEARCH CENTER CONTRACT NAS 3-22500

1 Report No NASA CR 168089	2 Government Acces	sion No.	3. Recipient's Catalo	g No.				
4 Title and Subtitle SPACECRAFT IF SWITCH MATR	IX FOR WIDEBA	ND SERVICE	5 Report Date 12-10-82					
APPLICATIONS IN 30/20 GHz COMMUNICATION SATELLITE SYSTEMS-FINAL REPORT			6 Performing Organi 1H06	zation Code				
.7. Author(s) B.J. CORY, R. WALLIS, J.	SHEPARD,		8. Performing Organization Report No.					
J., CAMPBELL, A. SCHIAVONE 9. Performing Organization Name and Address		,	10. Work Unit No.					
GENERAL ELECTRIC COMPANY VALLEY FORGE SPACE CENTER P.O. BOX 8555	١	-	11. Contract or Grant NAS 3-2250	No 10				
PHILADELPHIA, PA 19101 12 Sponsoring Agency Name and Address		· · ·	13. Type of Report an CONTRACT R	nd Period Covered				
NASA LEWIS RESEARCH CENTE 21000 BROOKPARK ROAD CLEVELAND OHTO 44135	R		14. Sponsoring Agency	y Code				
15. Supplementary Notes								
			•					
This report describes the Switched - Time Division M application in a 30/20 GH 3-8 GHz switch matrix was part of their Advanced Con switch matrix was one of a to realize wideband, high the 1990's.	design and f fultiple Acce 2 Communicati sponsored by munications several key t capacity sat	abrication of a ss (SS-TDMA) IF ons Satellite. NASA Lewis Res Satellite Techn echnologies req ellite communic	20 x 20 Sat Switch Matr Development earch Center ology Program uiring devel ations system	ellite ix.for of this as a m. The opment ms for				
17. Key Words (Suggested by Author(s)) SWITCH MATRIX MICROWAVE		18 Distribution Statement	- UNLIMITED					
SS-TDMA COMMUNICATIONS SATELLITE								
19. Security Classif (of this report)	20 Security Classif. (c	f this page)	21. No. of Pages	22, Price* .				
UNCLASSIFIED	UNCLASSIF:	ĹED	160					

\* For sale by the National Technical Information Service, Springfield, Virginia 22161

## TABLE OF CONTENTS

									-			
1.0	SUMMARY	· · · · · · · · · · · · · · · · · · ·	•	•	•	•	•	•		•	•	1
2.0	Proof o	of Concept Model Design	•	•	•	•				•	•	4
		1 0										-
	2.1	Microwave	•	•	•	•	•	•	٠	•	•	4
	2.2	Control Logic	•	٠	•	•	٠	•	•	•	•	8
	2.3	Packaging	•	٠	•	•	٠	•	•	٠	•	12
	2.4	Reliability.	•	•	•	•	•	•	•	•	•	15
	2.5	spectal rest Equipment	٠	•	•	•		•	•	•	•	19
3.0	COMPONE	INT ACCEPTANCE TESTS	•	•	•	•	•	•	•	•	•	22
	3.1	Microwave Crosspoint Acceptance Testing	•						•			22
	3.2	Control Logic Test Results	•					•	•	•	•	37
		5										41
4.0	POC MOI	DEL TEST DATA AND EVALUATION	•	;	•	•	•	•	٠	•	•	36
	4.1	POC Model Functional Performance			•					•	•	36
	4.2	Test Data Analysis	•	•	•	•			•	•	•	37
		4.2.1 Network Analyzer Testing	•	٠	•	•	•	•	•	٠	•	38
		4.2.2 Noise Figure	٠	٠	•	•	•	٠	٠	•	•	42
		4.2.3 Intermodulation Distortion	•	•	•	•	•	•	٠	•	٠	48
		4.2.4 Switching Speed	•	٠	•	٠	٠	•	•	•	•	49
		4.2.5 Gain Compression	٠	٠	•	•	•	٠	٠	٠	٠	55
		4.2.6 Statistical Analysis	•	٠	٠	•	•	•	•	٠	٠	55
	4.3	POC Model Functional Requirements and Test Res	uli	ts								
		Comparison	•	٠	•	•	•	•	٠	•	•	60
5.0	CRITICA	AL REVIEW OF POC DESIGN	•	•	•	•	•	•	•	•	•	-76
	5 1	Crosspoint Cain Bandwidth	_					_	_	_	_	76
	5.2	Switch Driver Design		•	•		•			•	•	76
	5.3	Interconnect System		÷		÷				Ż		76
	5.4	Gustom Logic LSI Design	•				÷			•	•	77
	5.5	Cabling	•		•							77
	5.6	Switch Matrix Size	•	•	•	•		•	•	•	•	77
	5.7	Conclusion	•	•	•	•		•	٠	•	•	77
6.0	RELIABI			•					•	•	•	79
	6.1	Theory	•	٠	•	٠	٠	٠	•	•	•	79
	6.2	Guidelines and Assumptions	•	٠	•	•	•	•	•	٠	٠	79
	6.3	Reliability Trade Studies	•	٠	٠	•	٠	٠	•	•	٠	85
	6.4	Crosspoint Reliability Assessment	٠	•	٠	٠	٠	٠	٠	٠	•	85
		6.4.1 General	•	•	•	•	•	•	•	•	•	85
		6.4.3 DE Costion Esilure Rate Calculations .	•	•	•	•	٠	٠	•	•	•	85
		6.4.4 Wraparound Failure Rate Calculations	•	•	•	•	-	•	•	•	•	87
		6.4.5 Connector Failure Rate Calculations	•	•	•	•	•	•	•	•	•	00 00
	6.5	Switch Matrix Reliability Prediction		•	•				:	:	•	00 00
	6.6	Conclusion	•	•				•	•	•	•	99
<b></b> -												
7.0	APPEND	IXA: POC MODEL TEST DATA	٠	•	•	٠	٠	٠	•	•	•	101

#### SECTION 1.0

#### SUMMARY

This report presents a summary of the Proof Of Concept (POC) Model Switch Matrix test results and analysis. Results of the Component Acceptance tests and the integrated Switch Matrix tests are included. Component Acceptance tests were performed on each of the Microwave Integrated Circuit (MIC) crosspoints after they were assembled and tuned. Special test fixtures were fabricated to house the two stage GaAs FET switch crosspoint. The MIC circuits were readily tuned and tested in these fixtures. Once tested, the MIC substrates were assembled into the row and column channel assemblies. The logic switch drivers were tested at the printed wiring board level, prior to integration with the MIC crosspoints. Each of the two control logic printed wiring boards were independently tested in the Switch Matrix assembly. Once the channel assemblies and control logic boards were assembled into the Switch Matrix, testing of the complete system commenced.

As final testing of the POC model proceeded, fractures were found at the crosspoint interconnect tab welds. The tabs are welded to an MIC substrate pad. Gap tolerances between the connector and MIC pads (10 mils) were enough to stress the welds when the channels were plugged in and out of the matrix assembly. To correct this problem, a small ribbon wire service loop was implemented in both row and column channels; however, since the interconnect system is a part of the crosspoint bandpass filter, the two ribbon wires added a series impedance within the filter which resulted in detuning of the filter. It was elected to reture 50% of the crosspoints without removing the substrates from the channels because the problem was considered a process problem and not a technology problem. A statistical analysis was completed with new data after retuning the crosspoints.

A statistical analysis was completed for both the Component Acceptance and integrated Switch Matrix test data. This analysis evaluates anticipated performance of a fully populated 20 x 20 Switch Matrix (400 crosspoints) based on parameter data from the 61 populated crosspoints of the POC model. Standard statistics of the mean, standard deviation, and range were provided. Included are confidence limits of a two-sided interval for the population mean. A Confidence level of 95% is shown which results in an Alpha risk of 2.5%. Prediction limits to contain the next observation, and approximate tolerance limits to contain 95% of the population are also provided using a 95% confidence level. A histogram is presented to illustrate the actual recorded data. Table 1.1 compares the design goal requirements to summary data of the breadboard and POC model manufacturing test results. The POC data are the average results of the MIC crosspoints before integration into the Switch Matrix.

	Design Goal	Breadboard	POC Model
Bandwidth 1 dB (GHz)	1.0-2.5	2.0	1.05
Insertion Loss (dB)	15 max.	17	10.7
Off State Isolation (dB)	40 min.	65	70
VSWR	, 1.2 min.	1.4	1.2
Switching Speed (nsec)	10 min.	12	25
Gain Ripple (dB)	1 max.	1	0.56 ·
Reconfiguration Rate (usec) IF Frequency (GHz)	2 max. 3-8	2 6.25	2. 6.5

Table 1.1. Test Comparison

During the breadboard phase, 2.0 GHz bandwidth was achieved at a sacrifice of insertion loss. A tradeoff between gain vs. bandwidth was completed in order to improve insertion loss of the switch crosspoints. Gain bandwidth is primarily a function of the GaAs FET device. It was decided to redesign the POC model crosspoint for a bandwidth of 1.3 GHz at an insertion loss of 11 dB. Results of the tradeoff are indicated in Table 1.1. Switching speed measurements were made after integration of all crosspoints into the POC model.

The major performance design goal requirements are shown in Table 1.2 with integrated POC model test results, after resolution of the channel interconnect problem. Retuning the MIC crosspoints did not fully achieve the original bandwidth and insertion loss results. Because the problem was process design related and not a technology problem, it was not economically feasible to remove the crosspoints from the channels in order to retune the crosspoints to the original test results. Table 1.2 indicates the test results after retuning 30 of the crosspoints.

•	Table	1.2.	Performance	Requirements	vs.	POC	Model	Results

TITLE	REQUIREMENT	TEST RESULTS
RECONFIGURATION RATE	2 USEC's MAX	2 USEC's
SWITCHING TIME (90% POINTS)	10 NSEC's MAX	24.9 NSEC's
INTERMEDIATE FREQUENCY	3.0 TO 8.0 GHz	6.5 GHz
BANDWIDTH 1 DB	1.0 GHz MIN	0.95 GHz
GAIN RIPPLE (OVER BW)	1.0 DB MAX	1.1 DB
PHASE LINEARITY DEVIATION	<u>+</u> 5° MAX	8.9°
INSERTION LOSS	15 DB MAX	16.1 DB
ISOLATION	40 DB MIN	>75 DB
IMPEDANCE (INPUT/OUTPUT)	50 OHMS	50 OHMS
VSWR (INPUT)	1.2 MAX	1.3
VSWR (OUTPUT)	1.2 MAX .	1.4
SIGNAL TO NOISE	35 DEC MIN	50 DBC
INTERMOD DISTORATION	35 DBC MIN	52 DBC
1 DB GAIN COMPRESSION	N.A.	O DBM
SIZE	16" x 16" x 6"	16.6" x 18.6" x 6.6"
MATRIX SIZE	20 x 20 MECH 57 ACTIVE CROSS- POINTS	20 x 20 MECH 57 Active Crosspoints 1 Wraparound Path
WEIGHT	N/A	35 LBS
POWER	N/A	33 W

•

.

`

r

#### SECTION 2.0

## PROOF OF CONCEPT MODEL DESIGN

Studies of available technologies and design trades led to the conceptual design of a 20 x 20 IF Switch Matrix utilizing 1982 available technology. To show feasibility a 20 x 20 Proof Of Concept (POC) Model was fabricated and tested. The POC Model was physically the size of a full 20 x 20 matrix but only partially populated with 57 carefully chosen active crosspoints to reduce development costs while still validating the concept. One wraparound network with 4 crosspoints was also included to demonstrate redundancy.

The 20 x 20 IF Switch Matrix was developed to operate in an SS-TDMA communications system. Ground signals transmitted to the satellite at 30 GHz, are received through a multibeam antenna and receiver system, and down converted to the switch IF at 6.5 GHz. An on-board computer provides a 32-bit address code to the switch matrix which defines the switch matrix configuration. Once reconfigured, the IF input signals are routed to the appropriate outputs. The output signals are then up-converted to 20 GHz and transmitted via the multibeam antenna to the ground.

A coupled crossbar matrix with a constant coupling ratio of 15.2 dB for all couplers was the selected architecture (Figure 2.0). Its primary advantages are: (1) absence of single point switch matrix failure modes and (2) readily implemented redundancy with wraparound techniques. The basic elements of the switch matrix include 50-ohm Input Transmission Lines from which signals are coupled by the 15.2 dB Input Couplers and applied to a two-stage microwave Switch/Amplifier. The switc state is controlled by the switch matrix Logic System. When a specific switch is activated the microwave signal is coupled from the main transmission line, amplifi approximately 20 dB and coupled through the 15.2 dB Output Coupler to the Output Transmission Line. In the following sections, additional details of the switch mat elements are discussed.

## 2.1 MICROWAVE

A block diagram of the microwave switch/amplifier crosspoint is shown in Figure 2.1. The input and output directional couplers are edge-coupled microstrip lines etched on 0.025" alumina substrate. The terminations are thin film tantalum nitride resistors with a two-section matching network to achieve greater than 25 dB return loss from 180 MHz to 8 GHz. Coupler impedance is 50.7 ohms with -15.2 dB coupling. The inherent low directivity of the microstrip coupler required that all reflections be minimized so that the ripple in the coupling response and the mainline VSWR remain within acceptable limits. Analysis indicated that couplers with 15 dB insertion loss on both input and output lines would provide adequate isolation in the event of a short to ground within the microwave switch circuitry.

A dual gate GaAs FET was chosen as the switch device because of its high gain, high isolation, high speed switching, and low power switching capabilities. Selection of the critical gain-bandwidth product was complicated by the high input/output Q of the GaAs FET devices. Amplifier tuned elements and bias lines were etched on alumina substrates. Thin film series resistors were used for gain ripple damping and amplifier stabilization. Packaged GaAs. FET devices were used to avoid hermetic sealing of the row or column channels. The GaAs FET device, coupler substrate, and amplifier substrates are mounted to a kovar carrier as shown in Figure 2.2. This carrier assembly forms half

4

original page 19 of poor quality



Figure 2.0. Coupled Crossbar Architecture

ORIGINAL PAGE 10 OF POOR QUALITY



Figure 2.1. Crosspoint Block Diagram



de

of the switch crosspoint. The input amplifiers are assembled into the switch matrix input row channels, and the output amplifiers are assembled into the output column channels. The POC Model output channel assembly in Figure 2.3 shows twenty output amplifier carriers plus one amplifier for the wraparound path. The interface used to connect the input and output stages of the crosspoints is provided by a connector wall insert which is seen along the upper edge of the channel assembly in Figure 2.3. This interconnect system permits an in-line test fixture configuration for tuning of the input/output amplifiers prior to their assembly into their respective row or column channel assemblies. Once assembled into the channels, the interconnect system permits an orthogonal input/output assembly.

Separately controlled gate switching voltages are supplied to the FET amplifiers from the logic switch drivers to improve reliability in the event that the logic drive signal would fail in the ON state. The remaining amplifier can be independently turned off and would provide enough isolation to the input/output transmission lines. Measurements of OFF state isolation were made in order to determine isolation in the event of such a failure. Results of the test are shown in Figure 2.4. Data shown was plotted from measured data of an automatic network analyzer.

## 2.2 CONTROL LOGIC

The control logic interfaces with special test equipment to simulate an onboard satellite computer which supplies traffic routing information in the form of a 32-bit code. This code supplies switch crosspoint addressing information to the switch matrix. The control logic interprets the computer address code and provides gate bias signals to the appropriate GaAs FET switch crosspoints, thus configuring the matrix. The control logic also stores in memory the reconfiguration addresses for the next time frame.

The switch matrix control circuitry is divided into a decoder section and a switch driver section, as shown in Figure 2.5. The test box shown was built as a part of the POC effort to simulate an on-board computer operating in a SS-TDMA mode. Operating DC voltages are also supplied by the test box. The switch matrix decoder accepts the 32-bit address code through the input buffer. The buffer provides a compatible interface to the computer as well as supplying the address code to the switch matrix row and column decoders. The decoders interpret the address code and load the update memory with the next time period switch configuration upon receipt of a read pulse from the test box. A reconfiguration pulse supplied by the test box transfers the data from the update memory to the matrix configuration memory. The configuration memory provides a voltage level through the output buffer and switch driver to the gate lead of the switch crosspoint GaAs FETS. The GaAs FET switch is then controlled on or off as required.

The 32-bit data word is divided into three 10-bit pair fields (input, output) and two reset bits. Each pair field is further divided into two 5-bit subfields. The first 5-bits define the input channel of the matrix and the second group of 5-bits defines the output channel. Within each pair field, any crosspoint in the 20 x 20 matrix can be defined. Since the data rate requirement was 200 nanoseconds, the input command will be decoded and latched in the update memory by a read pulse within this time interval. After a total of


Figure 2.3. Output Column Channel MIC Assembly

9



Figure 2.4. Switch Matrix Isolation Measurements

10





ORIGINAL PAGE IS OF POOR QUALITY

# ORIGINAL PAGE 18 OF POOR QUALITY

nine data transfers, a reconfiguration pulse will clock the update memory data into the configuration memory. Nine data transfers were selected for a 20 x 20 switch matrix with five redundant wraparound paths, or in effect a 25 x 25 switch matrix. For switch matrices of smaller size, a reduction from the nine data transfers would be required. This method of switch crosspoint reconfiguration meets the design goal requirements of total switch reconfiguration within 2 microseconds. For the POC model, two identical decoders, one for input channels and the other for output channels, were assembled on separate 12" x 8", multilayer printed wiring boards as shown in Figure 2.6. This dual decoder system provides full redundancy in order to meet system reliability requirements over a mission life of ten years.

The logic switch driver functions as a switching control device as well as a voltage level translator. Both of the functions are accomplished by a discrete PNP transistor and associated pull-up and biasing resistors. The output of the switch driver controls the gate bias voltage to the GaAs FET crosspoint switching devices.

To minimize development costs, feasibility of the logic system was proven in the POC Model by using discrete IC devices. For a flight model switch matrix, size, weight, and power reductions would be achieved by the use of custom CMOS LSI chips for all logic circuits. The logic functions could be partitioned into two LSI devices. The basic decoding logic and the update memory would constitute one chip, with the reconfiguration memory and switch drivers contained in a second chip. To optimize the propagation delay, package and circuit performance, the design solution is to package five latchdriver circuits and a clock buffer on a special geometry CMOS LSI chip. Thus, five chips would be required to implement 25 latch/driver circuits.

### 2.3 PACKAGING

The 20 x 20 switch matrix POC model contains two basic subassemblies, namely the channel module (Figure 2.3) and the control logic printed wiring assemblies (Figure 2.6). The channel module contains the microwave integrated switching circuits, and the logic switch drivers. The control logic printed wiring boards contain the logic input buffer circuits, row and column decoders, update memory latches, and the logic matrix configuration memory.

The channel module, designed as an I-beam structure, contains two isolated compartments. The MIC carriers are mounted in one compartment, and the logic switch driver printed wiring boards in the compartment on the reverse side of the channel. The MIC compartment is shown in Figure 2.3 and the logic in Figure 2.7. Integration of the compartments was accomplished by inserting small gauge wires connected to pads on the switch driver printed wiring boards, through 40-mil holes, and then connected to pads on the MIC carriers.

SMA connectors, mounted on the front of the channel module, provide input row and output column IF signal access. Logic control signals and supply voltages are connected to the channel via the 31 pin MDM connector located at the rear of the channel module. Each channel module is a self contained input row or output column. This design is readily expandable to any switch matrix size.

The switch matrix is readily assembled by attaching the input and output channel modules, which are mechanically identical, to a mounting plate. The







14

Figure 2.7. Channel Logic Assembly

OF POOR QUALITY

PUCKA BAUSIN

plate serves in the alignment of the channel modules and as part of the IF signal interconnect system between input and output channels.

The control logic assembly consists of two multilayer printed wiring boards. Each board contains 122 integrated circuits and a small number of discrete components. Total heat dissipation of each board is approximately 11 watts, necessitating special heat sinks to transfer heat from under the components. The heat sinks were chemically milled six-ounce copper foil, plated and bonded to both sides of the printed wiring boards. Heat is removed from the boards by thermally conductive card guides (Figure 2.7). The card guides were riveted to the bottom plate of the switch matrix assembly.

The switch matrix is assembled by mounting the channel housing assemblies and the control logic printed wiring boards into the matrix housing shown in Figure 2.6. The switch matrix is shown with the bottom plate open to facilitate testing of the control logic. The channel modules and logic boards are interconnected by a flexible wire harness. The channel input/output RF connectors protrude through openings in the matrix housing for ease of connection when the matrix housing covers are in place.

### 2.4 RELIABILITY

Trade-off studies have shown that the optimum design for a 20 x 20 IF switch matrix based on weight, power consumption, and reliability is one that contains:

- Wraparounds for redundancy
- Separate IC logic to control each GaAs FET switch in a crosspoint, to eliminate single point failures
- Channel construction of the input rows and output columns
- A 32-bit logic interface address code.

Without redundancy the probability that any one of N inputs can be connected to any one of N outputs at any time during a ten-year mission life was calculated as 0.30065 with an assumed crosspoint reliability of 0.997. To increase this probability of mission success, redundancy is incorporated using the wraparound technique as shown in Figure 2.8. To illustrate, if the crosspoint at input row 2 and output column 3 failed, the substitute crosspoint of row 2 would be activated permitting the signal to flow through the wraparound amplifier to the redundant input line. Column 3 crosspoint would also be turned on connecting the signal to the desired column 3 output. A successful wraparound must have its amplifier and two specific switches operating. However, when more than one wraparound is available, there is considerable redundancy in the switches of the wraparounds which permit an interchange of amplifiers. The probability of success of a wraparound would therefore be the probability that the amplifier is working successfully.

To evaluate the predicted reliability of a flight model 20 x 20 Switch Matrix with a ten-year mission, the microwave switching crosspoint design of the POC model and a control logic design in CMOS LSI technology were assumed

ORIGINAL PAGE IS OF POOR QUALITY



Figure 2.8. Wraparound Redundancy for Crossbar Switch Matrix

for the analysis. The results of this analysis indicated a probability of success which is dependent on the number of wraparounds; i.e.:

- Zero Wraparounds 0.19483
- One Wraparound 0.66853
- Two Wraparounds 0.88408
- Three Wraparounds 0.95929
- Four Wraparounds 0.97678
- Five Wraparounds 0.97916

The probability of success is then limited by the 40 input and output RF connectors which have a probability of success of 0.98065.

Figure 2.9 shows the POC Model with one wraparound.



.



OF POOR QUALITY

### 2.5 SPECIAL TEST EQUIPMENT

In order to test the Switch Matrix POC Model, a special test set was designed and fabricated. The test set is capable of sending crosspoint addressing information in both manual and automatic modes. A 32 bit code is generated and permits three Switch Matrix crosspoint locations to be updated simultaneously. The total number of codes to be transmitted would depend on the number of crosspoints to be updated. For a 20 x 20 Switch Matrix with five wraparounds, nine data transfers would be required.

A block diagram of the special test equipment is shown in Figure 2.10. There are two different methods to input data; one through thumbwheel input switches, the second through internal PROM. The inputs are multiplexed into a redundant RAM. The output control takes over multiplexing a single word at a time, then latches the data to the front panel display and to the Switch Matrix digital decoder logic. A separate control selects the rate of the read and reconfiguration pulses. Capability is also provided for inputing an **external read and** reconfiguration rate pulse. If a commercial variable word generator is used for this purpose, the special test equipment has the capability of simulating an on-board spacecraft computer operating in an SS-TDMA mode.

In the manual mode, one to three crosspoint locations may be inputed by setting the thumbwheel switches, shown in Figure 2.11, to the desired switch matrix crosspoint address. The read pulse and reconfiguration pulses are then transmitted manually to the switch matrix. The test box display indicates which crosspoint location has been selected.

In the automatic mode, nine read pulses are sent followed by a single reconfiguration pulse to update one entire matrix. The rate of completing an update of the matrix is determined by the setting of the front panel rate control, in steps between 2 usecs up to 128 usecs or by an external source. Each read pulse transfers the 32-bit address code to the switch matrix. There are sixteen different switch matrix configurations stored in the test equipment PROM. Capability was provided for the option of selecting 1 to 16 different matrix configurations to be transmitted before repeating the first matrix again.

The Special Test Equipment also supplies DC voltages to the Switch Matrix. Power supplies were chosen with current limiting and over voltage protection, with < 250 uV ripple, over a voltage range between 0 to 7 volts. Current and voltage monitoring test points were also provided.



Figure 2.10. Special Test Equipment Block Diagram

OF POOR QUALITY

20



Figure 2.11. Special Test Equipment

ORIGINAL PAGE IS

### SECTION 3.0

### COMPONENT ACCEPTANCE TESTS

### 3.1 MICROWAVE CROSSPOINT ACCEPTANCE TESTING

Individual crosspoints were tuned and tested using a Hewlett Packard Frequency Response Test Set. Each crosspoint was tuned to meet or exceed the requirements of 1 dB bandwidth, insertion loss and loss ripple. As tuning was completed on a crosspoint, the loss, ripple, 1 dB bandwidth and individual gate voltages were recorded. Table 3.1-1 is a statistical summary of the insertion loss and 1 dB bandwidth of 63 individual crosspoints. Given for each parameter are the spec. value, the sample size, sample mean, range of parameter values, 95% confidence level limits on the sample mean, prediction limits on next observation, tolerance to contain 95% of population with 95% confidence, and the sample standard deviation.

Automated Network Analyzer (A.N.A.) testing was performed on a selected basis to verify the data taken on the Frequency Response Test Set and to confirm that the parameters of phase linearity and VSWR would meet or exceed the design goals and earlier predictions. Thorough A.N.A. testing was performed at the POC assembly level and is discussed in Section 4.2.1. The data on the individual crosspoints verifies the design readiness for integration and establishes that the design goals are being met.

Results of the statistical analysis for 1 dB bandwidth is shown in Figure 3.1-1 with a histogram of the data points. The range of data points was between 0.85 GHz and 1.2 GHz with an average mean value of 1.055 GHz. Tight parameter process control can be achieved at the Microwave Integrated Circuit (MIC) substrate fabrication level with the selected switch/amplifier crosspoint design. The major contributor to any parameter variation would be from the GaAs FETS. No attempt was made during POC fabrication to match GaAs FETS for specific crosspoint performance, although the devices were tested upon receipt from Dexcel. Test results have indicated that there are no critical GaAs FET parameters for devices fabricated from a specific wafer.

Crosspoint insertion loss as shown in Figure 3.1-2 exhibited a mean value of 10.75 dB with a range of 6.9 to 16 dB. A feature of the crosspoint design is a select at test resistor in the switch driver circuit (Figure 3.1-3) that provides the capability of matching the crosspoint insertion loss throughout the switch matrix. As stated above there were no critical GaAs FET parameters evidenced within devices; however, to reduce the insertion loss gain spread of the tolerance limits, a gain specification for the GaAs FET would be desirable to reduce the time to match the gain of crosspoints at the select at test functions.

### TABLE 3.1-1.

	SPEC	N	x	RAI SM	NGE LG	CONFIDENCE LIMITS ON X (1)		PREDICATION LIMITS ON NEXT Xi (2)		TOLERANCE TO CONTAIN 95% (3)		Б
BANDWIDTH	1.0 GHz	63	1.05 GHz	.85	1.2	1.04	1.07	.94	1.17	.92	1.19	.06
INSERTION LOSS	15 dB	63	10.75 dB	6.9	16.0	10.25	11.25	6.75	14.76	6.1	15.4	2.0

### INDIVIDUAL CROSSPOINT DATA STATISTICAL SUMMARY

- 1. CONFIDENCE LIMITS ON THE POPULATION MEAN.
- 2. PREDICTION LIMITS TO CONTAIN THE NEXT OBSERVATION.
- 3. TOLERANCE LIMITS TO CONTAIN 95% OF THE POPULATION.

ORIGINAL PAGE IS

# SAMPLE STATISTICS FOR BW

NO. OF JBSERVATIONS	63
AVERAGE: STANDARD DEVIATION: SMALLEST DBSERVATION:	1.05492 0.05648 0.85000
LHRUCOL JDSERVHIIUN:	1.20000

CELL
LOWER
ENDPT

FREQ

•

•

0	BELOW 0.800	
0 2 26 18 14 1	0.800 0.850 0.900 0.950 1.000 1.050 1.100 1.150 1.200	* * * * * * * * * * * * * * * * * * *
0	ABO√E 1,250	

Figure 3.1-1. Observed 1 dB Bandwidth for Individual Crosspoint

ORIGINAL PAGE IS OF POOR QUALITY

# SAMPLE STAFISTICS FOR IL

NO. 3	F OBSERVATIONS	63
AVERA	NGE:	10.75238
STANE	DARD DEVIATION:	1.98802
SMALL	EST OBSERVATION:	6.90000
LARGE	ST OBSERVATION:	16.00000

	CELL
	LOWER
FREQ	ENDPT



Figure 3.1-2. Observed Insertion Loss for Individual Crosspoints.



Figure 3.1-3. GaAs FET Switch Driver

26

## ORIGINAL PAGE IS OF POOR QUALITY

#### 3.2 CONTROL LOGIC TEST RESULTS

The test results for the decoder boards and High Speed Logic (HSL) switch drivers of the "30/20 GHz Switching Matrix" are discussed here. These tests were completed using the "30/20 GHz Digital Control Circuitry Test Procedure."

The results of the decoders and drivers tests are tabulated in Table No.1 and Table No. 2, respectively. Both tables summarize the results of power and timing measurements. Average values reflect the general characteristics of the circuit, however, minimum and maximum values indicate the variations from different circuit assemblies.

Figure No. 1 and Figure No. 2 are typical timing measurements taken at the digital control circuit. The driver assembly and the RF channel assembly are connected to the decoder board. The switching command and reconfigure pulse are provided by "the Decoder Test Box". The rise/fall time of the switching pulse, as well as, the 50%:50% propagation delay of the switching pulse with respect to the reconfigure pulse are measured at the output of the driver (the collector of the transistor). This propagation delay results as a function of the signal traveling through the decoder board, wires and the driver board. The average rise and fall times are 15 nsec and 19 nsec, respectively. The average switching pulse delay is 32 nsec. The power consumption per board is 9.85 W @ + 5.00 V.

As shown in Figure No. 3, different data rates had virtually no effect on the switching pulse rise/fall time or delays. However, the power supplies do affect the switching speed as expected. Higher voltage causes faster switching. A 2 nsec delay can be seen as the voltage is changed from + 5.50 V to + 5.00 V and from + 5.00 V to + 4.50 V. The difference between the switching pulse in Figure No. 1 and Figure No. 4 resulted from the fact that Figure No. 1 was taken with RF channel assembly connected, but Figure No. 4 was not. The additional capacitance of the RF channel in Figure No. 1 shows the response time of the waveform and attenuates the higher order frequencies inherent in fast switching devices. Figures 5 and 6 are the switching pulses at the output of the decoder boards without switch driver connected. Timing measurements on the decoder boards is also shown in Table 1.B.

The characteristics of the drivers are tabulated in Table No. 2. These tests on the drivers were made without RF channel assembly connected. Power consumption, depending on the number of crosspoints, varied for each subgroup of the drivers. The average rise time of the switching pulse is 6 nsec and fall time is 11.5 nsec. The average 50% : 50% propagation delay of the switching pulse is 14 nsec. Typical timing measurements are shown in Figure No. 7 and Figure No. 8.

The output of the driver swing between the high level at -0.7V ('ON' state) and low level at -3.8V ("OFF" state), but the "ON" state will be biased to different voltage by "Select By Test (SBT) resistor" to meet the requirement of each individual RF crosspoint.

	CURRENT MEASUREMENT OF										
	+5V POWER SUPPLY										
	+5.00V +4.50V						+5.50V				
Avg.	Board #1* Board #2	Two Boards	Avg.	Board #1* Board #2	Two Boards		Board #1* Board #2	Two Boards			
1.97	$\frac{1.96}{1.98}$	3.94	1.54	$\frac{1.56}{1.62}$	3.18	2.15	<u>2.12</u> 2.18	4.30			

Table 1.A: Power Measurements of the Decoder Boards

\*There are two identical decoder boards in the system.

.

original page 18 of poor quality

.

OF POOR QUALITY

Timi With	ng Mea out HS (nse	sureme L Driv c)	nt** er	Timing Measurement** With HSL Driver (nsec)								
Pro	50% : 50% Propagation Delay				Rise Time (10%;90%)		Fall Time (90% <b>\$</b> 10%)		50% 🕻 50% Propagation Delay			
Ri	se*	Fa	11*	Avg.	<u>Min</u> Max	Avg.	<u>Min</u> Max	Rise*		Fall*		
Avg	<u>Min</u> Max	Avg	<u>Min</u> Max				•	Avg	Min Max	Avg	Min Max	
20	<u>16</u> 24	23	<u>21</u> 25	15	<u>15</u> 15	19	<u>18</u> 20	32	<u>30</u> 35	32	<u>30</u> 35	

\* Rise, fall means a positive and negative going switching pulses, respectively.

\*\* Timing measurements were done at the output of the decoder board/at the output of the switch driver for without HSL Driver/with HSL Driver incorporated. The reference is the reconfigure pulse at the input of the decoder board.

PWB	#						÷					
A S S	of C R	Curren -4V F	t Meas ET Pow (mA)	uremen er Sup	t of ply	Current Measurement of the +5V Power Supply (mA)						
E M B	O S S	A11*	Only* All On*			A11 O	ff*	Only	One On	A11	All On*	
L Y #	P T S	Off	One On	Avg	<u>Min**</u> Max	Avg	<u>Min**</u> Max	Avg	Min** Max	Avg	Min** Max	
G1	21			219		57.5		74.8		415		
G2	20			209		59.3		77.3		406		
G3	5			54.0	<u>53.9</u> 54.2	15.3	$\frac{15.1}{15.5}$	33.6	$\frac{32.9}{34.2}$	104.6	$\frac{102.1}{105.9}$	
G4	6	0.0	10.8	64.3		15.5		33.9		122.1	,	
G5	2			21.9	1	31.1		49.7		68.2		
G6	7			<sup>.</sup> 75.3		31.0		49.0		153.8		
G7	3			32.4		29.4		47.6		82.8		
G8	2		<u> </u>	21.6	$\frac{21.5}{22.0}$	14.6	$\frac{14.0}{16.3}$	32.7	$\frac{31.0}{35.6}$	50.6	$\frac{48.6}{54.0}$	
G9	3	13.3	24.2	35.1		27:9		46.0		63.8		

Table 2.A: The Power Measurements of the High Speed Logic Switch Driver Boards

\* All ON = All crosspoints in channel "ON". All OFF = All crosspoints in channel "OFF". Only One On = Only crosspoint in channel "ON".

\*\*  $\frac{\text{Min}}{\text{Max}}$  only applies to those groups with 3 or more channels.

\*\*\* G9 has a wraparound channel amplifier which is always on.

30

original page is of poor quality

Switch Output Swing	Driver Voltage g (V)	: ge Switching Pulse Timing Measurements (nsee						
Avg	Min Max	Rișe (10% <b>:</b>	Time 90%)	Fall T (90% <b>:</b>	ime 10%)	Propagation Delay*		
-0.7	<u>-0.6</u> -0.8	Avg	Min Max	Avg	 Max	Avg	 Max	
-3.8	<u>-3.8</u> -3.9	6	6 7	11 <b>.</b> 5 '`	<u>5</u> 9	4	<u>2</u> 6	

# Table 2.B: Output Voltage Swing and Timing Measurements of the High-Speed Logic Switch Driver Boards

\*Propagation delay is measured by 50%=50% referred to the input clock signal.

.

.

.

Original Pace is of Poor Quality



Fig. 1. Propagation delay for switching "ON" pulse. "A" is a reconfigure pulse at the input of the decoder. "B" is the switching pulse at the output of the driver (with RF channel incorporated). GND reference for "B" only.



Fig. 2. Propagation delay for switching "OFF" pulse.



Fig. 3. "A's" are reconfigure pulses. "B's" are the corresponding switching pulses with the different data rates. [1], [2], [3], [4] and [5] are at the data rate of 2, 4, 8, 16 and 32 usec respectively.



Fig. 4. Power supplies may affect the switching speed. [1] is measured at +5.50V, [2] at +5.00V, and [3] at +4.50V. "A" is a reconfigure pulse as a reference.

# ORIGINAL PAGE IS



Fig. 5. Propagation delay for switching "ON" pulse. "A" is a reconfigure pulse at the input of the decoder. "B" is the switching pulse at the output of the decoder (without driver connected).



Fig. 6. Propagation delay for switching "OFF" pulse.

NOTE: Figure 5 and Figure 6 were taken without RF channel assembly connected.

ORIGINAL PAGE IS OF POOR QUALITY



Fig. 7. Driver switching. A is the external clock at the input of "The Driver Test Box" to deactivate the crosspoint. "B" is the switching pulse at the output of the drive.



Fig. 8. Similar measurement as in Figure 5; activating the crosspoint.

#### SECTION 4.0

#### POC MODEL TEST DATA AND EVALUATION

#### 4.1 POC MODEL FUNCTIONAL PERFORMANCE

The POC Design Goal specification and statement of work documents established the performance requirements for the POC Model 20 x 20 Switch Matrix. This section serves as an overview of the POC functional performances.

#### 4.1.1 ELECTRICAL CONFIGURATION

Figure 4.1.1-1 is the selected POC Switch Matrix crosspoint distribution that was assembled and tested. In addition to the required number of crosspoints (57), four wraparound crosspoints and a wraparound amplifier were included to confirm that the conceptual design of the wraparound method was feasible in the switch matrix.

Connectivity was verified by extensive microwave testing. Control circuitry required to command the routing of RF signals was composed of the switch driver, decoder, and switch memory circuits. Reconfiguration rate was demonstrated to be superior to the 2 microsecond requirement. Switching time as defined in the POC specification document was impaired due partially to improved logic switch rise and fall times. This is discussed in more detail in Section 4.2. The I.F. was selected to be at 6.25 GHz based on analysis of the crossbar architecture; however, the results of the first POC crosspoints indicating that the actual center frequency was 6.5 GHz, did not significantly impact other functional performances. Bandwidth and insertion loss requirements were known to be critical technology challenges and great care was taken in developing better devices through interfaces with Dexcel and through screening of the devices suitable for use in a large gain bandwidth product design. Gain ripple and phase linearity were found to be related to both gain and bandwidth (Section 4.2) and were carefully traded off to determine the optimum design. As a result, loss ripple and bandwidth were very near the design goals of 1.0 dB and 1.0 GHz respectively. Phase linearity measurements indicated that the earlier predictions of  $\pm 8^{\circ}$  max. for this design were very accurate. An interface problem was encountered in the interconnect system which did not occur in the breadboard or in the individual channel housings. Rework was performed which compensated partly for the problem but some degradation in bandwidth and insertion loss resulted. The rationale for the interconnect system was validated by the large amount of isolation afforded by this system.

Input and output VSWR was recognized as another significant technology goal as early as the architecture selection study. The results of the study were verified by the measurements of the POC model. The model used in the study showed that there would be peaks and nulls in the reflected power (equivalently VSWR) frequency response due to the periodic structure of the cascaded directional couplers. The optimum design was to place the center frequency of the crosspoint at a null, and have the peaks occur outside of the passband. The nulls and peaks occurred as predicted; however, the amplifier passband was shifted and hence in band VSWR was compromised. Noise and input signal level are two parameters which were not only met or exceeded over the relatively wide range of input signal level specified in the statement of work, but also over the range which was determined to be desirable based on additional third order



Figure 4.1.1-1. POC Switch Matrix Crosspoint Distribution

## ORIGINAL PAGE IS OF POOR QUALITY

intermodulation and gain compression requirements. The analysis performed in determining signal level and noise figure performance in the design phase proved to be accurate as indicated by the POC test data.

### 4.2 TEST DATA ANALYSIS

The Detailed POC Model Test Plan specified the following parameters to be measured in order to verify the I.F. Switch Matrix performance.

- Microwave Parameters (Automated Network Analyzer Testing)
- Noise Figure
- Third Order Intermodulation
- Switching Speed
- Gain Compression

Test results of the above parameters are discussed in the following sections.

### 4.2.1 NETWORK ANALYZER TESTING

All of the POC crosspoints were characterized using the Hewlett Packard 8542B Automated Network Analyzer (ANA) in order to verify the functional performance of the switch matrix. The crosspoint amplifiers were initially tuned and tested as a single crosspoint on a manually operated frequency response test set, which is shown in Figure 4.2.5-1. The ANA served as a verification of the parameters determined by the scalar measurement method and provided information to confirm that the amplifier design had met or exceeded the predictions and specifications of phase linearity and VSWR. From ANA characterization, the following parameters were obtained for each of the switch matrix 61 crosspoints.

- Bandwidth
- Phase Linearity
- Insertion Loss
- Insertion Loss Ripple
- VSWR
- Isolation

Figure 4.2.1-1 shows a typical crosspoint ANA data plot before integration into the POC model. This crosspoint exhibits a 1 db bandwidth of 1 GHz at an insertion loss of approximately 12.6 db. After integration of the crosspoint into the POC model, the interconnect problem occurred and was corrected using the two welded ribbon wires. Addition of the ribbon wires, which are in series with the bandpass filter, detuned the crosspoint response as shown in Figure 4.2.1-2. Retuning of the crosspoint was completed without removing the two microwave integrated circuit substrates from the channel assembly. Results of the retuning are shown in Figure 4.2.1-3. Retuning had improved the bandpass and insertion loss; however, the crosspoint could not be retuned to the original band shape without removing the substrates from the channel. Since the interconnect problem was a process problem and not a technology problem, it was



Figure 4.2.1-1. Frequency vs. Insertion Loss (Pre-Integration)



original page is of poor quality





Figure 4.2.1-3. Fréquency vs. Insertion Loss (Post Retuning)

# ORIGINAL PAGE 19 OF POOR QUALITY

decided to retune 30 of the crosspoints without removing them from the channels. This decision was based on cost effectiveness.

The following figures illustrate the ANA data taken for each of the crosspoints in the POC model. Figure 4.2.1-4 shows bandwidth, insertion loss, and ripple. Figure 4.2.1-5 shows crosspoint nonlinear phase, Figure 4.2.1-6 input VSWR, and Figure 4.2.1-7 output VSWR. Additional data is included in Appendix A.

OFF state isolation measurements were made, using the ANA, on a selected number of crosspoints. Figure 4.2.1-8 shows a superimposed data plot with both stages ON as a reference of the crosspoint insertion loss vs. the input and output stages alternately turned OFF, and with both stages simultaneously turned OFF.

### 4.2.2 NOISE FIGURE

This test as outlined in the detailed test plan uses the Y factor method. A noise diode of known excess noise ratio is alternately turned on and off while monitoring the switch matrix output. The output on-to-off ratio is then related to noise figure and thence output signal-to-noise ratio. This test is performed in order to verify that the minimum output signal to noise ratio is greater than 35 dB. The noise figure of the total system shown in Table 4.2.2-1 is given by:

$$NF_{T} = 10 \log \frac{\frac{10^{10}}{10}}{\frac{Y}{10^{10}} - 1}$$

To calculate the noise figure of the crosspoint alone, the second stage contribution of the mixer must be

$$NF_1 = N_{FT} - \frac{NF_2 - 1}{G_1}$$

where

 $NF_T$  = Total system noise figure ENR = Excess noise ratio of diode Y = Y factor  $NF_1$  = Switch matrix noise figure  $NF_2$  = Mixer noise figure  $G_1$  = Gain of switch matrix

A representative path (3,3) will be used as an example.

Y = 0.34  
NF<sub>2</sub> = 6.5 dB  
ENR = 15.15 dB  
$$G_1$$
 = 16.5 dB



Figure 4.2.1-4. Frequency vs. Insertion Loss



Figure 4.2.1-5. Frequency vs. Nonlinear Phase

ORIGINAL PAGE l割 OF POOR QUALITY


ORIGINAL PAGE IS

Figure 4.2.1-6. Frequency vs. Input VSWR



Figure 4.2.1-7. Frequency vs. Output VSWR



Figure 4.2.1-8. Frequency vs. Isolation

$$N_{FT} = 10 \log \frac{10^{1.515}}{10^{0.034} - 1}$$
  
= 10 log 402  
= 26 dB  

$$NF_1 = 402 - \frac{4.47 - 1}{.022}$$
  
= 245.5  
= 23.9 dB

For a 1 GHz bandwidth, the noise power at the input is -84 dBm. The minimum signal power required for the above crosspoint to achieve a 35 dB signal to noise ratio is given by:

Si =  $S_0/N_0$  + NF + Ni = 35 + 24 - 84 = -25 dBm .

In order to predict the worst case limit of noise figure performance that still maintains a 35 dB output signal to noise ratio, we restrict the minimum signal power to the range of -20 to -10 dBm. -10 dBm is about 10 dB below the 1 dB gain compression point, and our design goal is a 10 dB dynamic range of input signal level. From this condition we find that:

$$NF_{max} = Si - S_{o}/N_{o} - Ni$$
  
= -20 -35 +84 dBm  
= -29 dB

Output signal to noise ratio given in Table 4.2.2-1 has been computed for an input signal level of -10 dBm or:

$$s_0^r N_0 = Si - Ni - NF$$
  
= 74 - NF

All calculations are performed for F = 6.5 GHz.

#### 4.2.3 INTERMODULATION DISTORTION

The test equipment used for this measurement follows the setup suggested in the Detailed POC Test Plan. This setup is presented here for reference as Figure 4.2.3-1. Two synthesized signal generators are programmed at slightly different frequencies ( $F_1 = 6.500$  GHz and  $F_2 = 6.501$  GHz). The two signal levels are independently adjusted for 0 dBm input power to the Switch Matrix. A precision rotary vane attenuator is programmed to provide 0 and 10 dB attenuation to both signal paths. An H-P 8566A Spectrum Analyzer is used to Table 4.2.2-1

## ORIGINAL PAGE IS OF POOR QUALITY

Path	NF	S/N OO
Path 1,1 2,2 3,3 4,4 5,5 5,4 5,3 5,2 5,1 1,2	NF 23.0 22.6 23.9 22.7 26.6 23.5 23.3 24.2 25.3 22.6	5,7N <sub>0</sub> 51.0 51.4 50.1 51.3 47.4 50.5 50.7 49.8 48.7
1,2 1,3 1,4 1,5	23.6 22.8 24.6 23.4	50.4 51.2 49.4 50.6

Switch Matrix Noise Figure

measure the spectral output power of the switch matrix. The fundamental (F1 and F2) power is recorded in absolute power level (dBm). The IMD (2F1-F2 and 2F2-F1) power is recorded in dBc referenced to the fundamental signals. Previous predictions and earlier measurements indicated that the 1 dB Gain Compression Point would occur at O dBm, referred to the input. The design goal for the switch matrix was to achieve an IMD response better than -35 dBc for two signals at a power level that is 10 dB below the 1 dB Gain Compression Point. The data is presented in Table 4.2.3-1 for two input power levels, 0 and -10 dBm. The 2F1-F2 and 2F2-F1 products are shown in decibels below the desired fundamental signals (dBc). This shows that the design goa'l has been met or in many cases has been far exceeded. Figure 4.2.3-2 which was generated using the statistical averages of the IMD data, can be used to determine limits of input power and IMD performance. For instance, if the -35 dBc distortion requirement was the only factor limiting the input power level (disregarding gain compression temporarily), then the input power could be increased to -2.0 dBm, thus expanding the input dynamic range to about 20 dB. Conversely with the input dynamic range restricted between -10 and -20 dBm, the IMD performance is better than -50 dBc.

### 4.2.4 SWITCHING SPEED

Figure 4.2.4-1 shows a block diagram of the switching speed test setup. The switching speed measurement is accomplished by monitoring an output column with a sampling scope while toggling between two input rows, using the control logic. For example, Figure 4.2.4-2 was taken with the sampling scope monitoring output column 1 while the logic toggles between input rows 2 and 1. Included in the figure with the RF envelope is the control logic reconfiguration pulse. Switchin speed was defined by measurement of the RF envelope as shown in Figure 4.2.4-3.

Switching speed in the POC model was measured at an average value of 24.9 nsecond as compared to the breadboard measurement of 12 nseconds. Evaluation of the problem found that the row being turned off was switching at a faster rate in



Figure 4.2.3-1. Intermodulation Distortion Test Set-Up

	IMD PRODUCTS					
Cresconsist	2F <sub>1</sub> -F <sub>2</sub>	(dBc)	2F <sub>2</sub> -F	(dBc)		
Path	P1 = O dBm	-10 dBm	P1 = O dBm	-10 dBm		
(1,1) $(1,2)$ $(1,3)$ $(1,4)$ $(1,5)$ $(1,20)$ $(2,5)$ $(2,2)$ $(2,1)$ $(3,1)$ $(3,3)$ $(3,5)$ $(4,4)$ $(4,4)$ $(4,4)$ $(5,1)$ $(5,2)$ $(5,3)$ $(5,4)$ $(5,5)$ $(10,1)$ $(10,2)$ $(15,2)$ $(15,1)$ $(20,1)$ $(20,2)$	$\begin{array}{c} -31.3 \\ -34.7 \\ -35.9 \\ -37.7 \\ -31.2 \\ -44.5 \\ -26.3 \\ -25.5 \\ -30.5 \\ -25.8 \\ -37.2 \\ -28.3 \\ -31.4 \\ -24.5 \\ -30.6 \\ -31.4 \\ -28.1 \\ -25.6 \\ -31.5 \\ -35.6 \\ -21.4 \\ -33.6 \\ -41.8 \\ -34.4 \\ -28.8 \\ -25.9 \\ -5.9$	$\begin{array}{r} -51.5 \\ -56.0 \\ -54.8 \\ -55.8 \\ -52.5 \\ -61.0 \\ -50.3 \\ -49.8 \\ -51.7 \\ -49.1 \\ -54.8 \\ -51.5 \\ -53.1 \\ -43.7 \\ -46.8 \\ -53.3 \\ -50.9 \\ -48.7 \\ -54.0 \\ -53.7 \\ -45.0 \\ -53.2 \\ & \times \\ -56.7 \\ -54.0 \\ -38.3 \\ \end{array}$	$\begin{array}{r} -30.9\\ -34.4\\ -35.9\\ -37.6\\ -31.0\\ -44.3\\ -26.3\\ -25.5\\ -30.4\\ -25.7\\ -37.1\\ -28.2\\ -31.3\\ -24.3\\ -29.9\\ -31.1\\ -28.2\\ -25.4\\ -31.5\\ -35.0\\ -21.3\\ -33.4\\ -41.4\\ -34.3\\ -28.7\\ -25.8\\ 51.7\end{array}$	$\begin{array}{c} -52.0 \\ -55.0 \\ -55.4 \\ -56.0 \\ -52.0 \\ -61.0 \\ -51.0 \\ -49.4 \\ -51.9 \\ -49.6 \\ -55.7 \\ -51.5 \\ -52.8 \\ -44.0 \\ -45.9 \\ -51.3 \\ -48.3 \\ -53.9 \\ -51.3 \\ -48.3 \\ -53.9 \\ -54.6 \\ -45.2 \\ -54.0 \\ -59.0 \\ -55.0 \\ -54.0 \\ -37.8 \\ \end{array}$		
(20,20)	L	· · · · · · · · · · · · · · · · · · ·		<u> </u>		

Table 4.2.3-1 Third Order Intermodulation

\*Not accurately measurable ( $\geq$ -59 dBc)

.



Figure 4.2.3-2. P<sub>IN</sub> vs. IMD



Figure 4.2.4-1. Switching Speed Test Set-Up



Figure 4.2.4-2. Switching Speed Measurement



Figure 4.2.4-3. Switching Speed Definition

the POC model (Figure 4.2.4-4) due to the reduction of stray capacitances between the logic switch drivers and the gate circuit of the switching RF GaAs FETs. Figure 4.2.4-4 also shows the switch driver pulse that controls the gate of the GaAs FET. Since the POC model GaAs FET is switching off faster than the breadboard, by definition of switching speed the result is an increase of switching speed. The other cause of increased switching speed is due to the turn-on gate bias range of the GaAs FET. Figure 4.2.4-5 shows the gate logic control pulse in relationship to the RF envelope of the FET that was turned on. The difference in switching speed was found to be caused by the narrow range of GaAs FET gate voltage vs. gain at the top of the bias/gain curve. In the off state the GaAs FET gate is biased at -4 VDC, whereby the bias is switched to approximately -0.5 VDC for the on state. Full amplifier turn-on does not occur until the gate bias reaches approximately 95% of its final value. The slope of the turn-on voltage time constant therefore controls the switch on time of the GaAs FET. Switching the GaAs FET off is accomplished within 3 nseconds. This problem can be resolved by additional design effort within the logic switch driver and GaAs FET bias circuits. It was considered a design problem and not a technology problem, therefore rework of the switch crosspoints was not considered cost effective at this time.

#### 4.2.5 GAIN COMPRESSION

One dB gain compression as a function of frequency measurements were performed using the test set-up as shown in Figure 4.2.5-1. This set-up is the conventional frequency response arrangement which is discussed in detail in H-P Application Note 155 with two exceptions. First, B/R (loss) is displayed on the left channel simultaneously with B (P ) on the right channel. The reasoning behind this will be apparent later. Secondly, the normalizer is used to store the small signal loss of the crosspoint under test. The normalizer is used to display the loss-memory. This establishes a reference line since loss and memory input are equal. As the power level is increased, the crosspoint/ amplifier begins to compress increasing the loss and hence causes the loss-memory trace to deflect from the reference position. The power level at which this deflection reaches 1 dB in any portion of the 1 GHz bandwidth is defined as the 1 dB compression point. The output power is measured directly with the B detector. The input power level is determined by adding the loss of switch (small signal) to the output power.

The 1 dB gain compression point measurements were made on a representative sample of crosspoints. The data of Table 4.2.5-1 are the results of these measurements. Compression was observed first for the higher frequency as expected since the device gain decreases with frequency. The input power required for 1 dB gain compression is nominally between -1 and 0 dBm, which agrees with previous predictions and observations made during IMD measurements where the input power level was programmed to 0 and -10 dBm.

#### 4.2.6 STATISTICAL ANALYSIS

The previously mentioned performance parameters of the POC model switch matrix will now be examined in more detail. The statistics of the observations are useful in predicting limits for the performance parameters of a fully populated matrix.

Table 4.2.6-1 is a summary of the POC model test data statistics. Given for each performance parameter are the specification value, the sample size, the



Figure 4.2.4-4. Switching Crosspoint "Off"



Figure 4.2.4-5. Switching Crosspoint "On"



Figure 4.2.5-1. Frequency Response & Gain Compression Test Set

# Original page 18 Of poor quality

	Tab	le	4.	2.	5–1
--	-----	----	----	----	-----

Path	P <sub>out</sub> @ 1 dB Compression	S.S.L.	P_=PSSL-
		40.0	
1,1	-14.0	13.0	-1.0
1,2	-15.0	14.3	-0.7
1,3	-16.0	14.1	+1.9
1,4	-15.0	15.5	+0.5
1,5 ·	-13.4	13.5	+0.1
1,20	-15.2	17.9	. +2.7
2,4	-16.3	14.2	-2.1
2,3	-15.2	14.8	-0.4
2,2	-17.8	13.3	-4.5
2,1	-17.6	13.7	-3.9
2,5	-18.0	13.7	-4.3
3,5	-14.0	-13.7	-0.3
3,4	-13.0	-15.2	+1.8
3,3	-14.0	-15.2	+0.8
3,2	-15.0	15.2	+0.2
3,1	-18.0	-13.0	-5.0
4,1	-18.0	-14.0	-4.0
4.2	-17.0	-14.5	-2.5
4.3	-17.0	-18.0	+1.0
4.4	-17.0	-14.0	-3.0
4.5	-15-0	-14.5	-0.5
5.5	-15.4	-17.5	+2.1
5.4	-16-4	-16.2	-0.2
53	-16.0	-13.8	-2.2
5.2	-15.0	-16.2	-2.2
5 1	-15.0	-15.6	+0.6
10 1	-13.0	-13.7	4 3
10.2	-16 7	17 0	<u>-</u> +•J
10,2	-10.7	-1/.7	+1+4
15.0		-21+0	+3•3
12,2			+4.3
20,2	-10./	-17.7	+1+4

-

# Table 4.2.6-1

POC	Model	Test	Data	Statistical	Summary
-----	-------	------	------	-------------	---------

	Spec Value	N	x	Ra Min.	nge Max.	Confi Lim (1	dence nits )	б	Predi Lim (2	ction its )	Toler Limı (3)	ance ts
Center Frequency .	3-8 GHz	30	6.52	6.25	6.73	6.48	6.56	0.11	6.29	6.74	6.24	6.79
Bandwidth 1 dB	1.0 GHz	30	0.95	0.8	1.2	0.92	0.99	0.11	0.74	1.17	0.69	1.22
Bandwidth 3 dB	1.0 GHz	30	1.24	1.05	1.42	1.20	1.28	0.11	1.01	1.47	0.96	1.52
Insertion Loss	15 dB	30	16.1	13.5	21.3	15.3	16.9	2.17	11.6	20.6	10.6	21.7
Gaın Ripple	1.0 dB	13	1.1	0.5	1.8	0.86	1.32	0.38	0.22	1.95	0	2.3
Input VSWR	1.2	13	1.3	1.2	1.4	1.31	1.38	0.06	1.22	1.47	1.17	1.52
Output VSWR	1.2	13	1.4	1.2	1.5	1.34	1.45	0.1	'1.18	1.61	1.10	1.69
Signal/Noise	35 dBc	13	50.2	47	51	49.4	50.9	1.21	47.4	52.9	46.4	53.9
Noise Figure	(TBD) dB	13	23.9	23	27	23.2	24.6	1.19	21.2	26.6	20.3	27.6
Non-linear Phase	<u>+</u> 5°	13	8.85	5	20	6.4	11.3	3.99	-0.2	17.9	-3.5	21.2
Intermod Distoration	35 dBc	13	52	44	56	49.9	54.1	3.44	44.2	59.8	41.4	62.6
Gain Compression 1 dB	(TBD) dBm	13	-0.58	-4.5	2.1	-1.70	0.53	1.85	-4.76	3.6	-6.29	5.12
Switching Speed	10 nsecs	16	<sup>•</sup> 24.9	17	32	22.8	27.1	4.0	16.2	33.7	13.3	36.5

59

(1) 95% confidence limits on the population mean
(2) 95% prediction limits to contain the next observation
(3) 95% approximate tolerance limits to contain 95% of the population

original page 19 of poor quality

sample mean, limits of the 95% confidence interval on the population mean, sample standard deviation, limits for the 95% confidence level of predicting the next observation, and finally tolerance limits to contain 95% of the population with a 95% confidence level. It can be seen from this table that while the sample mean may meet or exceed the design goals, the range of the parameters is such that some observations are below the design goal. Deviation from the specification is indicative of the process problems incurred during final integration.

The crosspoint/amplifier small signal parameters of insertion loss, ripple, bandwidth and nonlinear phase are all interdependent. It was apparent from the breadboard switch that the gain of the amplifier would have to be increased which resulted in a reduction of bandwidth. Ripple and nonlinear phase are known to be interrelated, however, the computer aided modelling performed in the POC design indicated that there was also a tradeoff between ripple and insertion loss. With a high Q device such as the dual gate GaAs FET, there would be a high SWR present in the interstage and represents large ripples in the gain shape. The ripple was decreased by inserting a small value series resistor in the interstage; resulting in a subsequent reduction of gain. Thus gain, bandwidth, ripple and nonlinear phase were carefully traded off to insure the optimum design.

Input and output VSWR are dependent on the quality of the termination and the input connector as well as the coupling factor and the number of couplers in the channel. The termination and connector were measured together and were found to be better than a 1.11:1 VSWR. A mismatch of this magnitude in the mainline of the coupler will be enough to cause the design goal to be exceeded. As was evidenced by the breadboard effort there are many sources of mismatch associated with the directional coupler, but with the proper choice of inter-connecting lengths these sources are designed to constructively add at frequencies out of band. This was also apparent from the parametric tradeoff studies. The VSWR figures of Section 4.2.1 show that the resonant frequencies of the coupler discontinuity are indeed out of band; however, the base of the peak at 7.75 GHz is rather broad which leads to an undesirable increase in the VSWR in the 6.0-7.0 GHz band.

A histogram for each of the parameters indicating the specific observations are shown in the following figures.

#### 4.3 POC MODEL FUNCTIONAL REQUIREMENTS AND TEST RESULTS COMPARISON

Table 4.3-1 lists the POC model performance requirements, the sample mean for each parameter, and the expected results from analysis of the design.

Gain, bandwidth, phase linearity, and ripple were carefully traded off to insure an optimum design. Expected values for these parameters based on the design model are 11 dB insertion loss nominal, 1.0 GHz bandwidth minimum, 1 dB ripple (.5 dB maximum over 500 MHz), and  $\pm 8^{\circ}$  phase linearity. The measured results confirm that the design concept has been implemented quite well. Input and output VSWR does exceed the design goal and earlier prediction in a narrow band sense; however, the measured results generally follow the prediction of the coupled crossbar model over the I.F. range of 3-8 GHz. The reason for the disagreement can be seen by examining Figure 4.3-1.

# SAMPLE STATISTICS FOR FO

10. OF OBSERVATIONS	30
NJERAGE:	5.51723
STANDARD DEVIATION:	0.10736
SMALLEST OBSERVATION:	5.25000
LARGEST OBSERVATION:	6.73000



Figure 4.2.6-2. Center Frequency (GHz)

original page 15 of poor quality

SAMPLE STATISTICS FOR PW!

NO. OF OBSERVATIONS	30
AVERAGE:	0.95467
STAUDARD DEVIATION:	0.10454
SMALLEST OBSERVATION:	0.80000
LARGEST OBSERVATION:	1.20000

FREQ	CELL LOWER ENDPT	
0000055167230100000000000000000000000000000000000	BELOW 0.500 0.500 0.550 0.650 0.700 0.750 0.800 0.900 0.950 1.000 1.050 1.100 1.150 1.200 1.350 1.350 1.400 1.550 1.500 1.500	++++ + +++++ + ++++++ + ++++++++++++++
0.	· 1.650	

Figure 4.2.6-3. 1 dB Bandwidth (GHz)

Or	IGINAL	PAGE	154.
0F	POOR	QUALI	ĪΥ

# SAMPLE STATISTICS FOR BAB

NO. OF OBSERVATIONS	30
AVERAGE:	1.24000
STANDARD DEVIATION:	0.10354
SMALLEST OBSERVATION:	1.03000
LARGEST OBSERVATION:	1.42000

-

	CELL
	LOHER
FREQ	ENDPT

0	BELOW 0.500	
000000003247432500000	$\begin{array}{c} 0.500\\ 0.550\\ 0.600\\ 0.550\\ 0.700\\ 0.750\\ 0.800\\ 0.850\\ 0.900\\ 0.950\\ 1.000\\ 1.050\\ 1.200\\ 1.250\\ 1.250\\ 1.300\\ 1.350\\ 1.400\\ 1.550\\ 1.600\\ \end{array}$	*** *** *** *** *** *** ***
	ABOVE	

0 1.650

•

-

Figure 4.2.6-4. 3 dB Bandwidth (GHz)

SAMPLE S NO. OF C AVERAGE: STANDARD SMALLEST LARGEST	TATISTICS FOR IL BSERVATIONS DEVIATION: OBSERVATION: OBSERVATION:	30 15.12000 2.16928 13.50000 21.30000
FREQ	CELL LOWER ENDPT	
00010610311120000	BELJW 10.00 10.00 11.00 12.00 13.00 + 14.00 ++++++++++ 15.00 ++++++++++ 15.00 +++++++++++++++++++++++++++++++++++	<b>*</b> ★
0	ABOVE 26.00	

Figure 4.2.6-5. Insertion Loss (dB)

## SAMPLE STATISTICS FOR RP

.

,

HD. OF OBSERVATIONS	13
AVERAGE:	1.08462
STANDARD DEVIATION:	0.33045
SMALLEST OBSERVATION:	0.50000
LARGEST OBSERVATION:	1.80000



Figure 4.2.6-6. Gain Ripple (dB)

65

original page is of poor quality

# SAMPLE STATISTICS FOR VF

NO. OF OBSERVATIONS	13
AVERAGE:	1.34231
STANDARD DEVIATION:	0.05844
SMALLEST OBSERVATION:	1.21000
LARGEST OBSERVATION:	1.43000

FREO	CELL LOWER ENDPT
0	BELOW 1.190
1 0 1 4 5 1 1 0	1.190 + 1.230 1.270 * 1.310 ++++ 1.350 +++++ 1.390 + 1.430 + 1.470
0	ABOVE 1.510

.

•

Figure 4.2.6-7. Input VSWR

.

,

# SAMPLE STATISTICS FOR UR

NO. OF OBSERVATIONS	13
AVERAGE: STANDARD DEVIATION: SMALLEST DESERVATION:	1,29385 0.09527
LARGEST OBSERVATION:	1.53000

FREQ	CELL LOWER ENDPT
0 1 0 1	BELDW 1.190 1.190 * 1.230 1.270 *
2231030	1.310 ++ 1.350 ++ 1.390 +++ 1.430 + 1.470 1.510 +++
Û	ABOVE 1.590

Figure 4.2.6-8. Output VSWR

.

## SAMPLE STATISTICS FOR EN NO. OF DESERVATIONS , 13 AVERAGE: 50.15535 STANDARD DEVIATION: SMALLEST DBSERVATION: LARGEST OBSERVATION: 1.21423 47 . 51

	: CELL
	LO₩ER
FRED	ENDPT

0	₿E∟OW	45	
0 0 1 0 2 3 7 0 0 0 0		45 46 49 51 53 53 55 55 55 55	* ~* **** *
Ŋ	ABOVE	56	

Figure 4.2.6-9. Signal/Noise Ratio (dBc) .

-

.

original page 19 of poor quality

# SAMPLE STATISTICS FOR NE

NO. JF OBSERVATIONS	13
AVERAGE: STANDARD DEVIATION: SMALLEST OBSERVATION: LARGEST OBSERVATION:	23.32308 1.18754 23 27

,

	CELL
	LOWER
FREQ	ENDPT

0	<b>BELOW</b>	2Ú	
0 0 0 6 4 2 0 1 0 0 0		20 222 222 222 222 222 225 225 225 225 2	***** ** ** *
0	ABOVE	31	

i

.

Figure 4.2.6-10. Noise Figure (dBm)

# SAMPLE STATISTICS FOR NP

NO. OF DESERVATIONS	13
AVERAGE:	8.84615
STANDARD DEVIATION:	3.99679
SMALLEST OBSERVATION:	5
LARGEST OBSERVATION:	20

		CELL
		_0wER
FREG	•	ENDAL

0.	BE⊾OW	4
234210 0010		4 ++ 6 +++ 8 ++++ 10 ++ 12 + 14 16 18 20 + 22
0	ABOVE	24

Figure 4.2.6-11. Nonlinear Phase (deg.)

# SAMPLE STATISTICS FOR ID

.

NO. OF OBSERVATIONS	13
• AVERAGE:	52.00000
STANDARD DEVIATION:	3.43996
SMALLEST OBSERVATION:	44
LARGEST OBSERVATION:	56

FREQ	ті с LO EA	ELL HER DPT	
.Q	BE∟OW	4 <u>2</u>	
0 1 2 2 5 1 0		424 446 446 512 515 516 516 516 516 516 516 516 516 516	* ** ** **
Ŋ	ABOVE	50	

Figure 4.2.6-12. Intermod Distoration (dBc)

SAMPLE STATISTICS FUR CM 13 HO. OF OBSERVATIONS -0.58452 AVERAGE: STANDARD DEVIATION: JMALLEST DBSERVATION: LARGEST DBSERVATION: 1.85061 -4.50000 2.10000 CELL LOWER FRED ENDPT • • BELOW ~5.00 0 -6.00 -5.00 \* 0 . 1 0205311 -4.00 -3.00 \*\* `-2.00 -1.00 \*\*\*\*\*. 0.00 \*\*\* 1.00 + 2.00 \* 3.00 0 0 . 4.00 .

ABOVE 7.00

5.00

5.00

θ

Ō

Figure 4.2.6-13. Gain Compression (dBm)

original page 19 of poor quality

.

## SAMPLE STATISTICS FOR SWSPEED 15 NO. OF OBSERVATIONS 24.93750 AVERAGE: 3.99114 17 32 STANDARD DEVIATION: SMALLEST OBSERVATION: LARGEST OBSERVATION: . CELL LOWER ENDPT FREO . BELOW • 16 0 ٠ . 16 4 1 16 \* 18 \* 20 \* 24 \*\* 26 \* 23 \* 30 \* 32 \* 1 0334211 **4**•7¥ **\***\*\*\* 0.. ABOVE 36 0

Figure 4.2.6-14. Switching Speed (nsecs).

•

ORIGINAL PAGE 18 OF POOR QUALITY

Parameter.

# Requirement Result Expected Result Achieved

I.F	3-8 GHz	6.25 GHz	6.52 GHz
Bandwidth (1 dB) ·	1.0 GHz min	1.0 GHz min	0.95 GHz
Insertion Loss	15 dB max	11 dB	16.1 dB
Ripple .	1.0 dB max	1.0 dB max	1.1 dB
VSWR (FWD)	1.2:1 max	1.2:1 max	1.3:1
VSWR (REV)	1.2:1 max	1.2:1 max	1.4:1
s/n	35 dB min	35 dB min	50 dB
Noise Figure	N/A	24 dB nom.	24 dB
Nonlinear Phase	$\pm 5^{\circ}$ max	+8° nom.	<u>+</u> 8.8°
Third Order IMD.	N/A	35 dBc max	52 dBc
1 dB Compression (Input)	N/A	O dBm	-0.6 dBm
Switching Time	10 nS max	10 nS max	25 nS

Figure 4.3-1 is a representative of the topology model used to simulate the coupled crossbar mainline. The terminations are considered ideal. Since a 20 dB return loss termination is employed, this is a valid assumption. To assess the worst case mainline VSWR, a 1 ohm resistor was used to simulate a high reflection coefficient amplifier. The resistor does not allow for a relative phase shift which would normally occur due to FET device variations. The model does not include any inductance that results from the interconnecting ribbon weld. By trying to maintain equal spacing between adjacent carriers and hence the periodic nature of the structure, the effect of the discontinuity should be a minimum at 6 GHz and maximum at 7 and 8 GHz. The results show that the maximum VSWR occurred at 7.8 GHz and by analysis there should be a maximum at 3.9 GHz. The slight deviation from the expected results is attributed to the process related problem. The shift of the peak to 7.8 GHz and the shift of the amplifier passband center frequency to 6.5 GHz contribute to excessive VSWR. This is seen from the fact that the maximum VSWR occurs at the upper edge of the passband. Noise figure, third order IMD, and 1 dB compression were all well within expectations based on the performance of the breadboard. Switching time represents the most significant departure from the design goals, and the breadboard results. The actual rise and fall times of the switch were improved over the breadboard effort while having the effect of increasing the switchin time.



Figure 4.3-1. Mainline Coupled Crossbar Model

#### SECTION 5.0

## CRITICAL REVIEW OF POC DESIGN

Experience in the fabrication and test of the POC model have indicated features of the present design to be evaluated prior to the design of a flight model switch matrix. Some of these considerations were analyzed during the Task I, 1982 Switch Matrix Design, and the Task V, POC Model design, efforts of the program; however, they are reiterated as a summary of features that would require additional design consideration.

#### 5.1 CROSSPOINT GAIN BANDWIDTH

Gain bandwidth of the individual switch crosspoints is a function of the GaAs FET. It would be most desirable to add to the GaAs FET specification a tighter tolerance limit of gain at a specific frequency. This would reduce the range of device parameters so that improved process controls could be achieved in the tuning and test of the individual switch crosspoints. Consideration should also be given to the integration of the logic bipolar switching device and the GaAs FET gate bias resistors to the microwave integrated circuit substrate. This would aid in tuning the amplifier, minimize the time required to set the gain of a crosspoint, and reduce stray capacitances within the switch driver circuit. Reduced capacitance would result in faster crosspoint switching speeds.

#### 5.2 SWITCH DRIVER DESIGN

The GaAs FET gate bias turn-on time constant problem that was discussed in Section 4.2.4 would require additional design effort to increase switching speed, as currently defined. One method to consider would be to drive the FET gate from a higher voltage source which would permit operating the gate on the fast rising portion of the gate pulse. The voltage would be clamped at the appropriate gate bias level to avoid overdriving the FET. From the results obtained in the POC model, this new method should decrease the switching speed to less than 10 nanoseconds. Integrating the bipolar switch driver onto the MIC substrate as discussed in 5.1 would also help increase switching speed.

### 5.3 INTERCONNECT SYSTEM

Further tolerance studies of the materials used in the interconnect system must be completed to improve process control during fabrication and assembly of the channel modules. Tolerance variation between the MIC substrate to the connector pin was measured and found to be within the anticipated range of 10 mils. This required a service loop in the ribbon wire connecting the pin to the MIC pad, which resulted in detuning of the bandpass filter. Another approach to be evaluated would be to remove the interconnect system from the bandpass filter. This could be accomplished by designing the filter into the input circuit of the first switch/amplifier stage, and the output circuit of the second switch/ amplifier stage. The interconnect system would not be a part of the filter frequency determining elements. This method would provide the required isolation between amplifier stages without being a part of the filter.

#### 5.4 CUSTOM LOGIC LSI DESIGN

# ORIGINAL PAGE IS OF POOR QUALITY

The logic design for the POC model was implemented using packaged integrated circuits and discrete bipolar devices. This approach worked well for the POC fabrication as it proved system feasibility at a reduced cost. A size penalty was exhibited by the number of integrated circuits contained in the two logic printed wiring boards that were required to address sixty-one active crosspoints. For a flight model switch matrix, it is highly recommended to implement the custom LSI logic design, as discussed in detail in the Task I 1982 Switch Matrix Design report. The approach taken for the LSI design would result in a smaller package size and would be readily expandable to matrices of sizes other than 20 x 20.

#### 5.5 CABLING

The cabling method used in the POC model consisted of a multiwire harness which was functional for this build; however, the harness would become bulky for a fully populated 20 x 20 matrix. For flight model implementation, a flex wire system would be desirable. By implementing the custom logic LSI design as discussed in Section 5.4, this system would reduce the number of wires routed to the channel modules and would therefore result in a smaller flex wire system.

#### 5.6 SWITCH MATRIX SIZE

The main mechanical supporting member of the Switch Matrix design is the base plate. The channel modules are directly attached to the base plate and are completely inclosed so that no further environmental or electrical protection is required. For the POC model design, a housing was used as a support for the base plate and the two control logic printed wiring board assemblies. For a flight model switch matrix, the control logic would be implemented with custom LSI devices which, in most cases, would be assembled into the logic side of the channel housings. The remaining addressing functions would be assembled into a smaller housing that would be mounted to the base plate as indicated in the Task I Switch Matrix design report. This would result in the elimination of the housing used in the POC model. The base plate would be mounted directly to the spacecraft structure, resulting in a smaller switch matrix package. This design approach could be utilized regardless of the switch matrix N x N size.

The width of a MIC substrate, within the channel assembly, is determined mainly by the  $\frac{1}{4} \lambda$  coupler; however, the height of the assembly is determined by the number of parts and filter size of the GaAs FET circuit. As shown in the POC fabrication, excess space on the substrate was provided as a contingency. For a flight model, the length of the input and output substrates could be reduced which in turn would reduce the height of the channel modules.

#### 5.7 CONCLUSION

During the course of the program, a switch matrix conceptual design was developed. From this design, a breadboard 5 x 5 switch matrix was fabricated and tested. Based on results of the breadboard effort, a design for the POC Model 20 x 20 switch matrix was completed. The design was fabricated using sixty-one active switch crosspoints including one wraparound path for redundancy. Testing of the POC model was the last program task. The intent of the POC Model fabrication and test was to prove feasibility of the conceptual design to solve the

problems of multibeam switching in an advance technology 30/20 GHz SS-TDMA communications system.

Key design goal requirements, such as bandwidth, insertion loss, high speed switching and isolation, were the major design considerations throughout the development program.

As predicted in the study phase of the program, the coupled crossbar architecture has been proven to meet the established requirements. Its immunity to single point failures makes it the most promising architecture for a system mission life of ten years. This immunity is enhanced by the use of 15 dB couplers on both input and output transmission lines. The 15 dB coupler insertion loss provides more than adequate isolation in the event of a failed switch crosspoint.

The dual gate GaAs FET is still considered to be the best device for the application of microwave signal switching. It provides low power, high speed switching with the only major parameter compromise being a tradeoff between gain and bandwidth. The packaged FET worked well in the design which eliminated hermetic sealing of the entire channel assembly.

The control logic with its 32 bit code addressing format exhibited no problems during the fabrication and test efforts. The design concept was proven to be feasible and would only have to be fabricated into a custom LSI package for flight model implementation. The switch driver design concept worked favorably but would require additional design effort to reduce the average switching speed from 25 nsecs to the desired 10 nsecs. This was considered to be a design problem and not a technology problem.

One of the key switch matrix requirements was expandability of the selected designs. Expandability of the design was proven by the fabrication of a  $5 \times 5$  breadboard switch matrix assembly and the 20  $\times$  20 POC model. The channel assemblies were designed so that only the length of the channel is changed dependent on the selected matrix size. Each of the input and output crosspoint microwave integrated circuits are assembled on individual kovar carriers. One set of carriers is added to the row and column channels for each desired crosspoint of a N  $\times$  N matrix. The length of the channel assembly would therefore be determined by the number of required kovar carriers. The base plate design remains the same with the only change being the plate length, width, and number of interconnect holes to be drilled in the plate dependent upon matrix size. Since the custom logic LSI design would consist of two basic chips, the number of chips to be used would be dependent on the matrix N  $\times$  N size. These concepts have resulted in a switch matrix design that is readily expandable.

Fabrication and test results of the breadboard and POC models have proven that the selected switch matrix design is feasible for implementation into a flight system. The program effort has shown that 1982 technology will provide a wide band, high speed IF Switch Matrix up to an N x N size of 20 x 20. Reliability predications of the design have indicated that the design would meet the requirements of a ten year mission.

#### SECTION 6.0

# Original page 19 Of Poor Quality

#### RELIABILITY

This analysis is an update of the preliminary reliability studies completed for the Task 1, Conceptual Switch Matrix Design. The basic change is the incorporation of the microwave switch crosspoint design utilized in the POC model. Since a discrete IC design was used in the POC model for the control and switch driver logic and a LSI custom design would be used for the flight model, the original logic circuit assumptions used for the preliminary analyses are valid for this update.

This document presents the theory, calculations, and results of the reliability analyses that have been completed relative to a flight model 20 x 20 IF Switch Matrix.

#### 6.1 THEORY

If no redundancy is employed within the switch matrix, the probability that any one of n inputs can be connected to any one of n outputs at any time during a ten (10) year mission is calculated as follows:

$$P_s = R^N$$

where

 $P_{s} = Probability of success$  N = Number of Crosspoints (n<sup>2</sup>)  $R = e^{-\lambda T} = Probability of Success of One Crosspoint$  T = 87600 Hours (10 years)  $\lambda = Failure Rate of a Crosspoint$ 

This matrix, for n = 20 and with no redundancy included, will result in a low probability of mission success (0.30065 for ten years for an assumed crosspoint reliability of 0.997). To increase this probability of mission success, redundancy is incorporated using the "wraparound" technique as illustrated in Figure 6.1.1.

#### 6.2 GUIDELINES AND ASSUMPTIONS

To assess the reliability of the IF switch matrix using the "wraparound" technique for redundancy, the following guidelines and/or assumptions were used:

- 1. For success any input can be connected to any output at any time.
- 2. Mission life is 10 years.
- 3. Two crosspoints in a wraparound can be activated to connect an input to an output if its crosspoint fails to close.
- 4. No single failure in a crosspoint results in either a short between an input and output line or a short to ground on an input or output line.
- 5. One wraparound (two crosspoints) can successfully connect an input to any output if one or all crosspoints fail to close on an input row or one or all crosspoints fail to close on an output column.

- 6. A switchable amplifier is required in each wraparound to compensate for loss of signal gain due to coupler loss in the second crosspoint of the wraparound.
- 7. Each input line and each output line requires a coax connector. Each coax connector is a potential single point failure for the overall switch matrix. The probability of success for the overall switch matrix is then calculated as the probability of success of 40 coax connectors times the probability of success of the switching matrix.
- 8. A wraparound to be successful must have its amplifier and two specific switches working. However when more than one wraparound is available, there is considerable redundancy in the switches of the wraparounds which permit an interchange of amplifiers. Therefore, the probability of success of a wraparound is the probability that the amplifier is working successfully. (Figure 6.2.1)
- 9. The probability of success of the switch matrix was calculated by using a truth table and is given by the general equation shown in Figure 6.2.2.



WRAPAROUND REDUNDANCY FOR CROSSBAR SWITCH MATRIX

Figure 6.1.1.


ORIGINAL PAGE IS

OF POOR QUALITY

Figure 6.2.1

Failure of Switch 1-1 can be corrected by:

1. Switches A and Amplifier A

OR 2. Switches B and Amplifier B

OR 3. Switches C and Amplifier C

Failure of Switch 2-2 can be corrected by:

1. Switches D and Amplifier A

OR 2. Switches E and Amplifier B

OR 3. Switches F and Amplifier C

Therefore, for matrix success in the event of failure of switch 1-1 and switch 2-2, two of the three amplifiers must be working. In the wraparound switches associated with the amplifiers, many combinations of switch failures can occur before two wraparound paths fail. Therefore, the reliability of the switches in the wraparound is essentially 1.0, when more than one wraparound is available.

PS = 
$$\mathbb{R}^{N}$$
  
+  $\mathbb{N} \times \mathbb{R}^{(N-1)} \times \mathbb{Q} \times \mathbb{W}_{1}$   
+  $\mathbb{B}_{1} \times \mathbb{R}^{(N-2)} \times \mathbb{Q}^{2} \times \mathbb{W}_{1}$   
+  $(\mathbb{A}_{1} - \mathbb{B}_{1}) \times \mathbb{R}^{(N-2)} \times \mathbb{Q}^{2} \times \mathbb{W}_{2}$   
+  $\mathbb{B}_{2} \times \mathbb{R}^{(N-3)} \times \mathbb{Q}^{3} \times \mathbb{W}_{2}$   
+  $\mathbb{B}_{2} \times \mathbb{R}^{(N-3)} \times \mathbb{Q}^{3} \times \mathbb{W}_{2}$   
+  $(\mathbb{A}_{2} - \mathbb{B}_{2} - \mathbb{D}_{1}) \times \mathbb{R}^{(N-3)} \times \mathbb{Q}^{3} \times \mathbb{W}_{3}$   
+  $\mathbb{B}_{3} \times \mathbb{R}^{(N-4)} \times \mathbb{Q}^{4} \times \mathbb{W}_{1}$   
+  $\mathbb{D}_{2} \times \mathbb{R}^{(N-4)} \times \mathbb{Q}^{4} \times \mathbb{W}_{2}$   
+  $\mathbb{D}_{3} \times \mathbb{R}^{(N-4)} \times \mathbb{Q}^{4} \times \mathbb{W}_{2}$   
+  $\mathbb{D}_{4} \times \mathbb{R}^{(N-4)} \times \mathbb{Q}^{4} \times \mathbb{W}_{2}$   
+  $\mathbb{D}_{4} \times \mathbb{R}^{(N-5)} \times \mathbb{Q}^{5} \times \mathbb{W}_{1}$   
+  $\mathbb{D}_{5} \times \mathbb{R}^{(N-5)} \times \mathbb{Q}^{5} \times \mathbb{W}_{2}$   
+  $\mathbb{D}_{5} \times \mathbb{R}^{(N-5)} \times \mathbb{Q}^{5} \times \mathbb{W}_{2}$   
+  $\mathbb{D}_{7} \times \mathbb{R}^{(N-5)} \times \mathbb{Q}^{5} \times \mathbb{W}_{3}$   
+  $\mathbb{D}_{8} \times \mathbb{R}^{(N-5)} \times \mathbb{Q}^{5} \times \mathbb{W}_{3}$   
+  $\mathbb{D}_{9} \times \mathbb{R}^{(N-5)} \times \mathbb{Q}^{5} \times \mathbb{W}_{3}$   
+  $\mathbb{D}_{10} \times \mathbb{R}^{(N-5)} \times \mathbb{Q}^{5} \times \mathbb{W}_{5}$   
+  $\mathbb{B}_{5} \times \mathbb{R}^{(N-6)} \times \mathbb{Q}^{6} \times \mathbb{W}_{1}$   
+  $\mathbb{D}_{11} \times \mathbb{R}^{(N-6)} \times \mathbb{Q}^{6} \times \mathbb{W}_{2}$ 

Figure 6.2.2. General Equation

-

## original page is of poor quality

where	2:	
PS	=	Probability of success of the Switch Matrix
R	=	Reliability of a crosspoint
N	=	Number of crosspoints
С	=	Number of crosspoints in a row or column of the matrix
Q	=	(I-R) Unreliability of a crosspoint
W <sub>1</sub>	=	Probability that one of X wraparounds is working
<sup>W</sup> 2	=	Probability that two of X wraparounds are working
<sup>w</sup> 3	=	Probability that three of X wraparounds are working
WX	=	Probability that all of the wraparounds are working
Х	=	Number of wraparounds
S	≞	Probability of success of wraparound
Т	=	(I-S) Unreliability of a wraparound
<sup>W</sup> 1	=	Sum of the first X terms of the following equation
<sup>W</sup> 2	=	Sum of the first (X-1) terms of the following equation
<sup>W</sup> 3	=	Sum of the first (X-2) terms of the following equation
WX	=	The first term of the following equation
	s <sup>x</sup> +	$X S^{X-1}T + (X \div \frac{X-1}{2}) S^{(X-2)}T^{2} + (X \div (\frac{X-1}{2}) \div (\frac{X-2}{3})) S^{X-3}T^{3} \dots + T^{X} =$
A <sub>1</sub>	=	$N \neq (\frac{N-1}{2})$
<sup>A</sup> 2	=	$N \div (\frac{N-1}{2}) \div (\frac{N-2}{3})$
<sup>A</sup> 3	=	$N \div (\frac{N-1}{2}) \div (\frac{N-2}{3}) \div (\frac{N-3}{4})$
<sup>B</sup> 1	=	$\cdot 2 + c^2 + (\frac{c-1}{2})$
<sup>B</sup> 2	=	$2 * c^{2} * (\frac{c-1}{2}) * (\frac{c-2}{3})$
<sup>B</sup> 3	=	$2 * C^{2} * (\frac{C-1}{2}) * (\frac{C-2}{3}) * (\frac{C-3}{4})$

1

•

.

Figure 6.2.2. General Equation (Cont'd)

$$\begin{array}{rcl} & {\sf OF} \ \mbox{POOR QUAL} \\ {\sf B}_4 & = & 2 \, \div \, {\sf C}^2 \, \div \, \left(\frac{{\sf C}-1}{2}\right) \, \div \, \left(\frac{{\sf C}-2}{3}\right) \, \div \, \left(\frac{{\sf C}-3}{4}\right) \, \div \, \left(\frac{{\sf C}-4}{5}\right) \\ {\sf B}_5 & = & 2 \, \div \, {\sf C}^2 \, \div \, \left(\frac{{\sf C}-1}{2}\right) \, \div \, \left(\frac{{\sf C}-2}{3}\right) \, \div \, \left(\frac{{\sf C}-4}{5}\right) \, \div \, \left(\frac{{\sf C}-5}{6}\right) \\ {\sf D}_1 & = & 2 \, \div \, {\sf C} \, \div \, \left({\sf C}-1\right)^2 \, \div \, {\sf C} \, \div \, \left(\frac{{\sf C}-1}{2}\right) \\ {\sf D}_2 & = & 2 \, \div \, {\sf C}^2 \, \div \, \left({\sf C}-1\right) \, \div \, {\sf C} \, \left(\frac{{\sf C}-1}{2}\right) \, \div \, \left(\frac{{\sf C}-2}{3}\right) \\ {\sf D}_3 & = & \left({\sf C}-1\right) \, \div \, \left[\left({\sf C}-1\right) \, \div \, \left({\sf C}-2\right)\right] \, \div \, \left[{\sf C} \, \div \, \left(\frac{{\sf C}-1}{2}\right)^2 \right] \\ {\sf D}_4 & = & {\sf C} \, \div \, \left({\sf C}-1\right)^2 \, \div \, \left({\sf C}-2\right)^2 \, \div \, {\sf C} \, \div \, \left(\frac{{\sf C}-1}{2}\right) \\ {\sf D}_5 & = & 2 \, \div \, {\sf C}^2 \, \div \, \left({\sf C}-1\right)^2 \, \div \, \left(\frac{{\sf C}-2}{3}\right)^2 \, \div \, \left(\frac{{\sf C}-3}{3}\right) \, \div \, \left(\frac{{\sf G}-3}{4}\right) \\ {\sf D}_6 & = & {\sf C}^2 \, \div \, \left(\frac{{\sf C}-1}{2}\right)^2 \, \div \, \left(\frac{{\sf C}-2}{3}\right)^2 \, \div \, \left(\frac{{\sf C}-3}{2}\right)^2 \, \div \, \left(\frac{{\sf C}-3}{4}\right) \, \div \, \left({\sf C}-3\right) \, \div \, \left({\sf C}-4\right) \right] \\ {\sf D}_7 & = & {\sf C}^2 \, \div \, \left(\frac{{\sf C}-1}{2}\right)^2 \, \div \, \left(\frac{{\sf C}-2}{3}\right)^2 \, \div \, \left(\frac{{\sf I}-3}{4}\right)^2 \, \div \, \left(\frac{{\sf C}-3}{4}\right)^2 \, \div \, \left(\frac{{\sf C}-3}{4}\right)^2 \, \div \, \left(\frac{{\sf C}-3}{5}\right) \\ {\sf D}_9 & = & {\sf C}^2 \, \div \, \left(\frac{{\sf C}-1}{2}\right)^2 \, \div \, \left(\frac{{\sf C}-2}{3}\right)^2 \, \div \, \left(\frac{{\sf C}-3}{3}\right)^2 \, \div \, \left(\frac{{\sf C}-4}{5}\right)^2 \\ {\sf D}_{11} & = & 2 \, \div \, {\sf C}^2 \, \div \, \left({\sf C}-1\right) \, \div \, {\sf C} \, \div \, \left(\frac{{\sf C}-1}{2}\right)^2 \, \div \, \left(\frac{{\sf C}-2}{3}\right) \, \div \, \left(\frac{{\sf C}-2}{3}\right)^2 \, \div \, \left(\frac{{\sf C}-3}{4}\right)^2 \, \div \, \left(\frac{{\sf C}-4}{5}\right) \\ {\sf D}_{11} & = & 2 \, \div \, {\sf C}^2 \, \div \, \left({\sf C}-1\right) \, \div \, {\sf C} \, \div \, \left(\frac{{\sf C}-1}{2}\right) \, \div \, \left(\frac{{\sf C}-2}{3}\right) \, \div \, \left(\frac{{\sf C}-2}{3}\right) \, \div \, \left(\frac{{\sf C}-2}{3}\right) \, \div \, \left(\frac{{\sf C}-4}{5}\right) \\ {\sf D}_{11} & = & 2 \, \div \, {\sf C}^2 \, \div \, \left({\sf C}-1\right) \, \div \, {\sf C} \, \div \, \left(\frac{{\sf C}-2}{3}\right)^2 \, \div \, \left(\frac{{\sf C}-2}{3}\right) \, \div \, \left(\frac{{\sf C}-2}{3}\right) \, \div \, \left(\frac{{\sf C}-3}{4}\right) \, \div \, \left(\frac{{\sf C}-4}{5}\right) \\ \end{array} \right) \end{array}$$

Figure 6.2.2. General Equation (Cont'd)

-

#### 6.3 RELIABILITY TRADE STUDIES

During the initial design stages, reliability trade studies were conducted. The results of these studies has shown that the optimum design for a  $20 \times 20$  IF switch matrix based on weight, power consumption, and reliability is one that contains:

- 1. Wraparounds for redundancy.
- Separate IC logic to control each GaAs FET switch in a crosspoint, to eliminate single point failures.
- 3. The optimum building block for the switching logic (to control the switch of each crosspoint) when considering the IC packaging complexity and output pins, is a 1 x 25 matrix. The use of 25 of these building blocks readily provides a 20 x 20 switch matrix with the capability of providing up to 5 wraparounds.
- 4. A 32 bit interface method of decoding the input logic to control the switches of a crosspoint.

#### 6.4 CROSSPOINT RELIABILITY ASSESSMENT

#### 6.4.1 GENERAL

Each crosspoint has two GaAs FET switches in series that are RF coupled to and isolated from the input and output lines. Each GaAs FET switch is controlled separately by IC logic so that the only single failure mode for a crosspoint is the failure of either GaAs FET switch to latch closed.

If either GaAs FET or its associated IC logic fails to close, two switches in a wraparound circuit can be closed to provide an alternate path for the signals, thereby eliminating this potential single point failure. If either GaAs FET switch or its associated logic fails so as to close the switch inadvertently the other series switch can be commanded open by its IC logic. The probability that both switches will fail closed at the same time is a double failure with an extremely low probability of occurrence.

#### 6.4.2 IC LOGIC FAILURE RATE CALCULATIONS

The decoding of the switch control signals, drivers and latch circuits required to switch the GaAs FETs off and on are contained in IC devices. The failure rates for these IC devices was calculated in accordance with the equation,

$$\lambda_{\rm P} = \pi_{\rm Q} \left[ {}^{\rm C}_{\rm 1} \pi_{\rm T} \pi_{\rm V} + ({}^{\rm C}_{\rm 2} + {}^{\rm C}_{\rm 3}) \pi_{\rm E} \right] \pi_{\rm 2} \times 10^{-6}.$$

failures per hour, of Section 2.0 of MIL-HDBK-217C, Notice 1, for ICs. To this failure rate is added the failure rate of .00008 x  $10^{-6}$  per solder joint and .000006 x  $10^{-6}$  for each hole on the printed wiring board times the number of pins of each IC. The calculated failure rate of each IC including its connection is as follows:

1) 32 Bit Interface (Row Decoder) **ORIGINAL PAGE 18** OF POOR QUALITY Number Gates = 300 Power Dissipated = 0.2WNumber Pins = 52  $T_{J} = 40 + 25 * .2 = 45$  $\begin{aligned}
 I_{J} &= 40 + 2. \\
 T_{T} &= .49 \\
 C_{1} &= .01714 \\
 C_{2} &= .0091 \\
 C_{3} &= .035 \\
 T_{Q} &= 0.5 \\
 T_{R} &= 1 \\
 T_{L} &= 1 \\
 T_{L} &= 1 \\
 T_{V} &= .2872
 \end{aligned}$  $\lambda_{\rm P} = .5[.01714 \times .49 \times .2872 + (.00091 + .035) \times 1] \times 1 \times 10^{-6}$  $\lambda_{\rm P} = .01916 \times 10^{-6} + 52 \times .000086 \times 10^{-6}$  $= .02363 \times 10^{-6}$ Each Row Decoder =  $1/3 \div .02363 \div 10^{-6} = .00788 \div 10^{-6}$ 32 Bit Interface (Column Decoder and Drivers) 2) Number Gates = 550Power Dissipated = 0.4WNumber Pins = 52  $T_{T} = 40 + 25 * .4 = 50$  $\begin{array}{l} \Pi \\ \Pi \\ C_1 \\ C_2 \\ C_3 \\ C_$  $\lambda_{\rm p} = .5 \left[ .02184 * .707 * .2938 + (.00105 + .035) * 1 \right] * 1 * 10^{-6}$  $= .02029 \times 10^{-6} + 52 \times .000086 \times 10^{-6}$  $= .02476 \times 10^{-6}$ Each Column Decoder =  $1/6 \times .02476 \times 10^{-6} = .00413 \times 10^{-6}$ A Crosspoint Driver =  $1/50 \times .02476 \times 10^{-6} = .00050 \times 10^{-6}$ 

.

#### 3) Latch Circuit

Number Gates = 50 Power Dissipated = 0.3W Number Pins = 18  $T_J = 40 + 30 \div .3 = 49$   $\overline{W}_T = 0.66$   $C_1 = .00877$   $C_2 = .0071$   $\overline{H}_Q = 1$   $T_E = 1$   $T_V = .2924$   $\lambda_P = .5 [.00877 \div .66 \div .2924 + (.00062 + .0071) \div 1] \div 1 \div 10^{-6}$   $= .00471 \div 10^{-6} + 18 \div .000086 \div 10^{-6}$   $= .006258 \div 10^{-6}$ Each Latch = 1/5  $\div .006258 \div 10^{-6} = .001252 \div 10^{-6}$ 

On some of these IC's, the gates associated with a particular crosspoint are physically separated from the gates of other crosspoints. For these IC's the calculated failure rate is divided by the number of crosspoints the IC controls to apportion the failure rate to a crosspoint.

Examples;

- 1. Each latch IC contains the circuits for control of one switch in 5 crosspoints.
- Each row and column decoder/driver IC contains circuits for control of one switch in 25 crosspoints.

#### 6.4.3 RF SECTION OF A CROSSPOINT FAILURE RATE CALCULATIONS

The failure rate of the RF portion of a crosspoint was calculated using failure rate data from MIL-HDBK-217C, Notice 1, and other sources as shown below.

(1/2 of a crosspoint)

3 10pf chip capacitors	@ .0000085	.000025	MIL-HDBK-217C
1 5100 pf chip capacitor	@ <b>.</b> 0000169	.000017	MIL-HDBK-217C
1 Etch resistor		.0001	MIL-HDBK-217C
16 Micro-strip conductors	@ .0001	.0016	MIL-HDBK-217C
8 Welded ribbons	@ .000218	.001744	MIL-HDBK-217C
1 Kovar carrier		.0001	Engr. Estimate
4 Alum. substrates	@ .0001	.0004	Engr. Estimate
1 GaAs FET		.010	(See below)
-		.013986*10	

The failure rate of .010 x  $10^{-6}$  for a GaAs is a conservative estimate based on:

- 1. GE test data from accelerated life test on other programs MTBF =  $1 \times 10^{8}$  hours.
- 2. Information from RADC that they have data for TI power GaAs FET of .0003 x  $10^{-6}$ .
- 3. Failure rate for a GaAs FET calculated in accordance with MIL-HDBK-217C Notice 1 of 0.140 x  $10^{-6}$  for 20% stress and junction temperature of 50°C. This base failure rate is the same as that for Silicon FETs and is based on limited data.
- 4. GaAs FET failure rate data presented in GE proposal of .0003 x  $10^{-6}$ .
- 5. Aerospace (SAMSO) has concurred that a failure rate of  $.010 \times 10^{-6}$  for a low noise GaAs FET is acceptable for use on the DSCS Program.

#### 6.4.4 RF PORTION OF A WRAPAROUND AMPLIFIER FAILURE RATE CALCULATION

The failure rate for the RF portion of the wraparound amplifier was calculated using failure rate data from MIL-HDBK-217C, Notice 1 and other sources as shown below.

#### 1/2 of Wraparound Amplifier

8 10 pf chip capacïtors	@ .0000085	.000068	MIL-HDBK-217C
4 2 pf chip capacitors	@ .0000071	.000014	MIL-HDBK-217C
2 Etched resistor	@ .0001	.0002	MIL-HDBK-217C
26 Microstrip conductor	@ .0001	.0026	MIL-HDBK-217C
14 Welded ribbons	@ .000218	.00305	MIL-HDBK-217C
8 Wire bonds	@ .000218 <sup>.</sup>	.00174	MIL-HDBK-217C
1 Kovar carrier		.0001	Engr. Estimate
2 Substrates Alum.	@ .0001	.0002	Engr. Estimate
2 GaAs FET	@ .010	.020	(Same as crosspoint)
		•026406*10 <sup>-6</sup>	

#### 6.4.5 CONNECTOR FAILURE CALCULATIONS

The failure rate for the input and output RF COAX connectors was calculated in accordance with Section 2.0 of MIL-HDBK-217C, Notice 1, as follows:

$$\lambda_{\rm P} = \lambda_{\rm b} (\pi_{\rm E} * \pi_{\rm P} * \pi_{\rm K})$$
  
= .0041 \* (1 \* 1.36 \* 1)  
= .005576 \* 10<sup>-6</sup>

The RF connection between the two GaAs FET Switches in a crosspoint is estimated to be one half the failure rate of a coax connection i.e.,  $.002788 \times 10^{-6}$ .

#### 6.5 RELIABILITY PREDICTION OF AN IF SWITCH MATRIX

Figures 6.5.1 thru 6.5.3 depict the Reliability Success Diagrams for a 20 x 20 IF Switch Matrix containing wraparounds. The calculations for the probability that the switch crosspoints will operate successfully over ten years with zero thru five wraparounds are shown in Figures 6.5.4 thru 6.5.9. The probability that the 20 x 20 Switch Matrix will operate successfully over a mission life of ten years is shown in Table 6.5.1.









original page 19 of poor quality



Figure 6.5.3. Reliability Success Diagram IF Switch Matrıx

IALCULATION OF PROBABILITY OF SUCCESS WITH M OF N UNITS REQUIRED FOR SUCLESS

.

ENTER TOTAL NUMBER OF CROSSPOINTS =400 RELIABILITY OF EACH CROSSPOINT =.39700 NO OF WRAPS =0 RELIABILITY OF EACH WRAPAROUND =.99514

-

RELIABILITY OF SW MATRIX WITH--

FAILJRE PATTERN	NO OF WAYS FAILUR PATTERN CAN OCCUR	ARAPARJUND NR/NA RELIA	RELIABILITY BILITY OF SW MATRIX
0		0/0	0.300651E 00
ł	0.4000000000E U3	;/0 0. SJBTOTA∟	0. 0.30065.1E 00
2 t-1	0.760000000000 04 0.72200000000E 05	1/0 0. 2/0 0. SJBTOTAL	0. 0. 0.300651E_00
3 1-2 1-1-1	0.45500000000E 05 0.27436000000E 07 0.77976000000E 07	!/0 0. 2/0 9. 3/0 0.	0. 0. 0.
4 1-3 2-2 1-1-2	0.19380000000E 05 0.17328000000E 08 0.25378300000E 08 0.44446320000E 09	50B!01AL 1/0 0. 2/0 0. 2/0 0. 3/0 0.	0.300551E 50 0. 0. 0. 0.
5 1-4 2-3 1-1-3 2-2-1 1-1-1-2 1-1-1-1	0.5201500000E 05 0.73644000000E 06 0.73644000000E 08 0.30887150000E 09 0.29630880000E 10 0.82108728000E 10 0.42816621600E 11 0.28844881920E 11	470 0. SUBTOTAL 1/0 0. 2/0 0. 2/0 0. 3/0 0. 3/0 0. 4/0 0. 5/0 0.	0.300651E 00 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.
6 1-5	0.15504000000E 07 0.23556080000E 09	1/0 0. 2/0 0. TOTAL	0. 0. 0.3006512 00

Figure 6.5.4. Reliability of 20 x 20 Switch Matrix With Zero Wraparounds

-

,

. LATER TOTAL NUMBER OF CROSSPOINTS =400 RELIABILITY OF EACH CROSSPOINT =.99700 NO OF WRAPS +1 RELIABILITY OF EACH WRAPAROUND =.99514

.

RELIABILITY OF SH MAIRIX WITH--

•			
FAILURE PATTERN	NO OF HAYS FAILURE PATTERN CAN OCCUR	WRAPAROUND NR/NA RELIABILITY	RELIABILITY OF SH MATRIX
0	``	0/1	0.300651E 00
<b>`</b> 1	0.40000000000E 03	1/1 0.995140E 00 SUBTOTAL 0.860761	0.360109E 00 DE 00
2 1-1	0.76000000000E 04 0.7220000000E 05	1/1 0.995140E 00 2/1 0. SUBTOTEL 0.581344	0.205380E-01 0. 35 00
3 1-2 1-1-1	0.45600000000E 05 0.27436000000E 07 0.77976000000E 07	1/1 0.995140E 00 2/1 0. 3/1. 0.	0.371698E-03 0. 0.
4 1-3 2-2 1-1-2 1-1-1	0.19380000000E 06 0.17328000000E 08 0.25378300000E 08 0.44446320000E 09 0.55332560000E 09	2/1 0. 3/1 0. 4/1 0.	0.4753412-05 0. 0. 0. 0.
5 1-4 2-3 1-1-3 2-2-1 1-1-1-2 1-1-1-1-1	0.62016000000E 06 0.73544000000E 08 0.308871600002 09 0.29530880000E 10 0.82108728000E 10 0.42316621500E 11 0.28844881920E 11	SUBTOTAL 0.681725 1/1 0.995140E 00 2/1 0. 2/1 0. 3/1 0. 3/1 0. 4/1 0. 5/1 0.	5200 0.4577012-07 0. 0. 0. 0. 0. 0.
6 1-5`	0.13504000000E 07 0.23566080000E 09	SUBTOTAL 0.681729 1/1 0.995140E 00 2/1 0. TOTAL 0.681729	52 00 0.344309E-09 0. 55 00

Figure 6.5.5. Reliability of 20 x 20 Switch Matrix With One Wraparound

•

LATER YORAL NUMBER OF CRUSSPOINTS #400 RELIABILITY OF EACH CROSSPOINT #.99700 YO OF WRAPS #2 RELIABILITY OF EACH WRAPAROUND #.99514

RELIABILITY OF SA MATRIX WITH--

FAILJRE PATTERN	NO OF WAYS FAILURE PATTERN CAN OCCUR	WRAPAROUND NR/NA' RELIABILITY	RELIABILITY OF SW MATRIX
0		0/2	0.300651E 00
1	0.4000000000E 03	1/2 0.999976E 00 SUBTOTAL 0.662510	0.361859E 00 E 00
21-1	0.750000000000 04 0.72200000000E 05	1/2 0.999976E 00 2/2 0.990304E 00 SUBTOTAL 0.877833	0.206880E-01 0.194635E 00
3 1-2 1-1-1	0.45600000000E 05 0.27436000000E 07 0.77976000000E 07	1/2 0.399976E 00 2/2 0.990304E 00 3/2 0.	0.373505E-03 0.222552E-01
4 1-3 2-2 1-1-2 !-1-1-1	0.19380000000E 06 0.17328000000E 08 0.25378300000E 08 0.44446320000E 09 0.56337650000E 09	1/2 0.999976E 00 2/2 0.990304E 00 2/2 0.990304E 00 3/2 0. 4/2 0.	0.477552E-05 0.422946E-03 0.619439E-03 0.
5 1-4 2-3 1-1-3 2-2-1 1-1-1-2 1-1-1-1	0.62016000000E 06 0.73644000000E 08 0.30887160000E 09 0.29630380000E 10 0.82108729000E 10 0.42816621600E 11 0.28844881920E 11	SJBTOTAL       0.901509         1/2       0.999976E       00         2/2       0.990304E       00         2/2       0.990304E       00         3/2       0.       3/2       0.         4/2       0.       5/2       0.         SUBTOTAL       0.901537	E 00 0.459925E-07 0.540878E-05 0.226851E-04 0. 0. 0. 0. 0. 0.
- 6 1~5	0.15504000000E 07 0.23556080000E 09	1/2 0.999976E 00 2/2 0.990304E 00 TOTAL 0.901537	0.345962E-09 20.520806E-07 E 90

Figure 6.5.6. Reliability of 20 x 20 Switch Matrix With Two Wraparounds

ENTER TOTAL NUMBER OF CROSSPOINTS #400 RELIABILITY OF EACH CROSSPOINT #.99700 NO OF ARAPS #3 RELIABILITY OF EACH ARAPAROUND #.99514

-

.

•

•

.

RELIABILITY OF SW MATRIX WITH--

FAILURE	NO OF WAYS FAILURE	HRAPARDUND	RELIABILITY
PATTERN	PATTERN CAN OCCUR	NR/NA RELIABILITY	OF SW MATRIX
0		0/3	0.300651E 00
;	0.40000000000E 03	1/3 0.100000E 01	0.361867E 00
		SUBTOTAL 0.362519	E 00
2 1-1	0.75000000000E 04 0.72200000000E 05	1/3 0.1000002 01 2/3 0.999929E 00 5UBTITAL 0.879734	0.206885E-01 0.196527E 00 F 00
3	0.45600000000E 05	1/3 0.100000E 01	0.373514E-03
1-2	0.27436000000E 07	2/3 0.999929E 00	0.224715E-01
1-1-1	0.77976000000E 07	3/3 0.985491E 00	0.529441E-01
4	0.19380000000E 06	300101ML         0.100000E         01           1/3         0.100000E         01           2/3         0.999929E         00           2/3         0.999929E         00           3/3         0.985491E         00           4/3         0         077275	0.477663E-05
1-3	0.17328000000E 08		0.427057E-03
2-2	0.25378300000E 08		0.325460E-03
1-1-2	0.44446320000E 09		0.107958E-01
1-1-1-1	0.56337660000E 09		0.
5 1-4 2-3 1-1-3 2-2-1 1-1-1-2 1-1-1-1	0.62016000000E 06 0.73644000000E 03 0.30887160000E 03 0.29630880000E 10 0.82108728000E 10 0.42816621500E 11 0.28844681920E 11	308101HL         0.977376           1/3         0.100000E         01           2/3         0.999929E         00           2/3         0.999929E         00           3/3         0.985491E         00           3/2         0.985491E         00           4/3         0.         5/3         0.	0.459936E-07 0.459936E-07 0.546136E-05 0.229056E-04 0.216566E-03 0.600117E-03 0. 0.
- 1-5	0.15504000000E 07 0.23566080000E 09	1/3 0.100000E 01 2/3 0.399929E 00 TDTAL 0.978222	ີ0.345990E-09 0.525368E-07 ງ⊆ັບບ

Figure 6.5.7. Reliability of 20 x 20 Switch Matrix With Three Wraparounds

.

ENTER TOTAL MUMBER OF CROSSPOINTS =400 RELIABILITY OF EACH CROSSPOINT-=.99700 NO OF WRAPS =4 RELIABILITY OF EACH WRAPAROUND =.39514

.

.

RELIABILITY OF SW MATRIX WITH--

FAILURE PATTERN	NO OF WAYS FAILURE PATTERN CAN OCCUR	ARAPAROUND RELIABILITY NR/NA RELIABILITY OF SW MATRIX
0		0/4 0.300651E 00
<b>!</b>	0.40000000000E 03	1/4 0.100000E 01 0.361867E 00 SUBTOTAL 0.662519E 00
2 1-1	0.730000000002 04 0.72200000000E 05	1/4 0.100000E 01 0.206885E-01 2/4 0.100000E 01 0.196541E 00 SUBTOTA: 0.879748E 00
- 3 1-2 1-1-1	0.45600000000E 05 0.27436000000E 07 0.77976000000E 07	1/4 0.100000E 01 0.373514E-03 2/4 0.100000E 01 0.224731E-01 3/4 0.999859E 00 0.638618E-01
4 1-3 2-2 . 1-1-2	.0.19380000000E 05 0.17328000000E 03 0.25378300000E 08 0.44445320000E 09	SUBIDIAL 0.966455E 00 1/4 0.100000E 01 0.477663E-05 2/4 0.100000E 01 0.427087E-03 2/4 0.100000E 01 0.625504E-03 3/4 0.999859E 00 0.109532E-01
5 1-4 2-3 1-1-3 2-2-1 1-1-1-2 1-1-1-1-1	0.52016000000E 05 0.73644000000E 06 0.30887160000E 09 0.29630880000E 10 0.82108728000E 10 0.42816521600E 11 0.28844881920E 11	4/4       0.9807012       00       0.1361772-01         SJBTOTAL       0.992085E       00         1/4       0.100000E       01       0.459936E-07         2/4       0.100000E       01       0.546174E-05         2/4       0.100000E       01       0.229072E-04         3/4       0.999859E       00       0.219724E-03         3/4       0.999859E       00       0.311417E-02         5/4       0.1       0.1       0.311417E-02
6 1-5	0.15504000000E 07 0.23566080000E 09	SUBTOTAL 0.996056E 00 1/4 0.100000E 01 0.345390E-09 2/4 0.100000E 01 0.525905E-07 TOTAL 0.995056E 00

Figure 6.5.8. Reliability of 20 x 20 Switch Matrix With Four Wraparounds

96

ORIGINAL PAGE IS

ENTER TOTAL JUMBER OF CROSSPOINTS =400 RELIABILITY OF EACH CROSSPOINT =.99700 NC OF JRAPS =5 RELIABILITY OF EACH JRAPAROUND =.99514

RELIABLITY OF SW MATRIX JITH---

			. <u> </u>
FAILURE PATTERN	NO OF WAYS FAILURE PATTERN CAN OCCUR	WRAPAROJND RELIABILITY NR/NA RELIABILITY OF SW MATRIX	
0		0/5 0.300651E 00	-
1	0.40000000000E 03	1/5 0.100000E 01 0.361867E 00 SUBTOTAL 0.662519E 00	
2	0.7600000000E 04 0.72200000000E 05	1/5 0.100000E 01 0.206885E-01 2/5, 0.100000E 01 0.196541E 00 SUBTOTAL 0.679748E 00	
1-2 1-1-1	0.45600000000E 05 0.27436000000E 07 0.77975000000E 07	1/5 0.:00000E 01 0.373514E-03 2/5 0.100000E 01 0.224731E-01 3/5 0.999999E 00 0.638708E-01	
4 1-3 2-2 1-1-2	0.19380000000E 06 0.17328000000E 08 0.25378300000E 08 0.44446320000E 09	SUBTUTAL         0.9684652         00           1/5         0.100000E         01         0.4776632-05           2/5         0.100000E         01         0.427087E-03           2/5         0.100000E         01         0.625504E-03           3/5         0.9999999E         00         0.109548E-01	
1-1-1-1 5 1-4 2-3 1-1-3 2-2-1 1-1-1-2	0.563376500002 09 0.620160000002 06 0.73644000000E 08 0.308871600002 09 0.29630880000E 10 0.821087280002 10 0.42815621500E 11	4/5 0.339765E 00 0.1388242-01 SUBTDTAL 0.392360E 00 1/5 0.100000E 01 0.4599362-07 2/5 0.100000E 01 0.546174E-05 2/5 0.100000E 01 0.229072E-04 3/5 0.399939E 00 0.219755E-03 3/5 0.999939E 00 0.608951E-03 4/5 0.399756E 00 0.317471E-02	
, 1-1-1-1-1 6 1-5	0.28844881920E 11 0.15504000000E 07 0.23565080000E 09	5/5 0.975935E 00 0.2087772-02 SUBTOTAL 0.998480E 00 1/5 0.100000E 01 0.3459902-09 2/5 0.100000E 01 0.525905E-07 TDTAL 0.998480E 00	

,

. `

.

Figure 6.5.9. Reliability of 20 x 20 Switch Matrix With Five Wraparounds

•

Table 6.5.1. 20 x 20 Switch Matrix Probability of Success

 $P_m = P_C \div P_D \ast P_{SW}$ 

No. of Wraparounds	P <sub>C</sub>	P <sub>D</sub>	. <sup>P</sup> SW	P <sub>M</sub>
0	0.98065	0.99999	0.30065	0.29483
1			0.68172	0.66853
2			0.90154	0.88408
3			0.97822	0.95929
4			0.99606	0.97678
5.	¥	¥	0.99848	0.97916

Рс = Coax Connectors P<sub>D</sub>

= Row & Column Decoders

P<sub>SW</sub> Switch Crosspoints =

ı

₽ M Switch Matrix =

#### 6.6 CONCLUSIONS

The General Electric flight model design for a 20 x 20 IF switch matrix that employs wraparounds for redundancy and controlled by a 32 bit interface logic is a reliable design. The actual reliability is dependent on the number of wraparounds. The overall probability of success for the IF Switch Matrix is limited by the forty non-redundant coax input and output connectors. The number of wraparounds to be used for an IF Switch Matrix will be dependent on the reliability goals or allocations assigned by further system requirements. APPENDIX A POC MODEL TEST DATA 6PM4 614001 7718/78 0

13 CEP 82 14:10:33

. .

CWITCH MATRIX POC MODEL TESTING Reference LHD Notebook 386-2 P42 6,1 DN NAC201::41

FPEQ-MHC	V S M P	LOCE-DB	PTH LOSS	VEMR	LÖSS-DB	RTH LOND
	FORMAPD	FORMARD	FORNARD	REVEPCE	REVERSE	PEVERSE
5000.000	:,25	21.98	19,21	1,43	86.11	37 64
5060.000	:,23	21.11	19.90	1,07	79.10	29 81
5120.000	:.16	20.71	22.43	1.:3	81.68	21 15
5180.000	1.13-	20.67	24.57	1 4	85 24	
5240.000	:.12	20.81	24.95	1 88	01 50	10.CC 27.00
7300.000	: 12	31.03	24.66	1 95	es	27.20
5360.000	: .12	21.51	25.00	1 49	11.JO 74.45	21.00
5428.888		22.02	20.00	1 402	14.10	21.47
5489.999		22.39	20.00	1 05	20.36 00 47	28.28
5540.899	. 10	22.59	26 77	1,00	00.40 71.40	32.30
5600.000	1.12	22.83	25 10	1 93	71.12	31.80
5660.000		22 98	20.10 25 07	1,93	18.44	36.14
5728 888		22.00	-J.F. 07 02	1.08	91.50	28.02
5788 888		22 88	20 00	1	85.31	21.04
5010 000 5010 000	VI • 00	22.00	20.00	1,20	77.50	19.67
.040.000 5000 000	UO · 00	21.13 38.45	28.33 07 20	1.4	84.01	23.49
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		20.40	27.68	1.06	79.15	30.73
0700.000 .000 000	ų.	19.19	29.53 -	1.12	75.10	24,87
NULU.UUU .aaa aca		1.8.70	ដីវ ភ	1,87	70.75	29.36
~000.000 	1 1	1:.:0	25.85	1.:5	78.54	23.02
8140.000	. 19	1. 19	26.41	1.22	78.19	20.13
5200.000	14	16.66	23.71	1.:0	80.21	26.06
8269.999	16	1.5.97	22.56	1,86	78.13	31.24
6320.000	. 16	15.50	22.43	1 1	71.41	25.99
6380.000	17	15.44	22.23	1.07	77.94	29.20
K440.000	: 18	15.66	21.71	1,69	77.09	26.88
K599.000	1.20	16.28	20.73	1.20	71.46	26.12
×560.000	. 20	16.44	20.96	1,:3	80.12	24.08
6620.000	1.15	16.10	23.35	1,21	86.43	20.63
6680.000	:,15	17.93	23.00	1.15	76.30	23.10
0740.000	: 11	17.85	25.40	1.:3	79.90	24.02
£800.000	. <u>.</u> 89	17.60	27.17	1,24	73.53	19.44
6869.009	:07	17.12	29.97	1,30	76.22	17.71
⊾920.000	1.03	17.66	38.04	1,25	79.14	19.08
5989 <b>.</b> 899	: .09	17.79	27.72	1,24	78.80	19.48
7848.889	: .14	17.62	23.45	1,23	87.86	19.87
7100.000	17	17.37	22.31	1.12	76.74	24.69
7169.999	:,20	17.57	20.83	1,27	67.22	18.41
7220.000	:26	18.44	18.65	1,38	72.15	15.94
7280.000	:,34	18.88	16.80	1.30	74.00	17.79
7340.000	:,34	19.44	16.80	1,38	74.14	15.96
7400.000	:,34	20.66	16.70	1.37	74.21	16.97
7460.000		22.33	15.83	1,15	72.84	23.00
7520.000	: 42	23.46	15.19	1,06	77.65	16.43
7580.000	: 48	24.04	15.57	1 27	68.65	18.63
7640.000	:.35	26.34	16.46	1.47	76.61	14 42
7700.000	:,34	38.60	16.83	2.23	71.64	8.39
7760.000	:.33	32.39	16.95	2.66	73.41	2 07
<b>~7</b> 820~000	:.35	30.82	16.59	2:42 -	570 KO_T	27 20
7880.000	1,31	28.94	17.38	1.74	77,69	
7940.000	:.27	28.68	18.62	1.22	74.81	11.04 10 80
<b>::600.0</b> 69	:.26	29.60	18.88	1.47	71.92	20.04 20 22
PEF PLAHE	EXT.CM):	IHPUT=	.00 TPAN-		0UTPUT-	 00
NPAIL( 1)=	4			,00		. U U

ORIGINAL PAGE IS OF POOR QUALITY





FREMUENCY (MHC)

# ORIGINAL PAGE IS

HPM4 614861 7 18 78 0 SWITCH MATRIX POC MODEL TERTING : • .

PEFERENCE LAD NOTEBOOK 384-2 P42 

.

	· · ·		` <b>,</b> •			•
FREQ-MHC	VIUR	1085-DB	RTH LOSS -	WEND	$L \cap \mathbb{S} \mathbb{S} \rightarrow \mathbb{D} \mathbb{B}$ .	рты нала
•	FORMORD	FORMARN	FORMARD	PEVEDOE	REVER SÉ	ADEVEDIE.
5000 000	· 01.046.2	20 51	10 00	1 134		CEVERCE
1000.000	20	20.01	10.10	1,07	11427	20.02 22 /2
1929.999	. 24	30.30 .	17.40	1,612	34-34	38.40
5120.000	-1.18	~ 30.55	21.81	1,64	81.78	33.59
5189.099~		30.84	23.61-	1.09 '	.82.09 (	27.11
5240.000	14	30.62	- 23.72	1.15	. 87.10	23.36
5300.000	. 14	30.72 -	23.60	1.;3	74.30	24.58
5369.000	1.3	30.94	24.04 📩	1.46	75.25	30.27
5420 000	· · 11	31.12	25.65	1.68	41 G1	70 07
5.100 000	· · · · · · · · · · · · · · · · · · ·	21 62	1971 A 2	1 . 4	·· 7.4 72	
5510 000	· · · · · ·	21.00 .	27 41 -	1 · · · · · · · · · · · · · · · · · · ·	71.30	23.00
		J1 00 J1 03		4 / / 4	111477	24.02 00 4.5
1699.998		31.43		1 194	10.00	33.1b
1660.000		39.79	21.10 4.4	- 1,65	13.63	30.91
5720.000	1.07	30.04	39.92	1 .97	81.56	29.51
5780.000	04	29-153	33.56 ^	1.92.	74.66	38-25
5840.009	05	29.01	32.09 🛬	1.46	79 70	30.10
5968.688	:,06 .	28.72	30.31 🥇	1.24	82.07	19.37
5960.888	:06	28.45	30.59	1,43	75.56	15.02
6929.000	. 10	27.59	26.67	1.41	71.97.	. 15.40
6080.000	.13	· 26.53	24:17 -	1.9	76.02	21 07
-118 888	. 12	26 17	24 81	1 . 7	00.00	22 20
J170.000 J288 888	10	20.1	27.01 21.16	1 I 1	00.70	
N200.000		20.J2 02.00	21.40	L . 4. L	83.11	20.46
5258.989	- 121	20.02	20.39	1.88	74.14	21.81
A320.000		26.80	20.27	1 1	78.00	25.72
,6380.000	. 23	26.74	20.25	1.16	85.92	22.79
∺440.000	:,21	26.57	20.26 ·	1.17	74.08	22.27
K500.000	. 1,23	26.66	19.89	1.19	69.93	21.14
н560.000	21	26.17	20.54	1.20	77.27	20.71
≈620.000	16	25.37	22.80	1 1	93.67	25.43
n689.999	: .14	25.34	23.71	1.149	77.91	27.10
6749.009		25.32	37.42	1.06	80.66	36.22
	.05	25.26	22 01	1 146	20.00 75 19	20.CL 20.51
2020 000		25.44	18 78	1 130	70.72	20.21
		25.13	70.10	1,00	12422	-1.00 
NF20.000		20.40	00.(7 34 07	1	72.74	23.22
N980.000		20.47 05 - 15	24.87	1.1	(1.30	20.55
,849.000	. 18	23.43	21.64	1 . 1 .	4.21	22.17
7100.000	.21	25.81	20.48	1,64	76.10	33.63
7160.000	:,25	26.93	19.18	1.:3	68.57	24.52
7220.000	:31	28.27	17.43	1.15	76.72	23.29
7280.000	.:.39	29.22	15.84	1.:4	78.58 ·	23.92
7340.000	:,39	30.14	15.83	1,25	82.38	18.94
7400.000	:,38	31.49	15.85	1.:3	. 84.62	21.79
7468.899	: .42	33.18	15.22	1.20	78.55	20.69
7520.000	.46	33.94	14.62	1 51	.0.00 81 53	13 42
7588 000	43	33.53	15 05	1,37	10 70 10 70	14 24
7010.000		21 10	15 01		00+17	. 17.00. 10 01
1040.000 7700 000		07.10 92 07	10.71	1:30	00.02	10.64
.700.000		20.Y/ 70	10.39	2,60	10.73	9.25
		34.41	16.45	2.64	69.61	6.92
~7820.000	1137	38.91	16.14	2.46	* 68.83-**	7.49
7689.900	:.34	36.47	16.78	1,78	73.65	11.04
7940.000	30	35.14	17.79	1,27	70.72	18.50
(\$999.999	.,29	34.71	18.07	1 .មេ8	69.32	27.97
HEF PLAHE	ENTIMU:	IHPUT=	.00 TRAN=	,00	OUTPUT=	.99
HPAIL: 1:	= 나					





FRE(HENCY (MHZ)

.: Original page is OF POOR QUALITY

-

13 DEP 82 14:22:01

•

-

.

GPM4 G14001 7/18/78 0 CWITCH MATRIX POC MODEL TESTING REFERENCE LWD NOTEBOOP 38#-2 P42 7,1 ON NAC202::41

FPE0-MHZ	V :NP	LOSS-DB	FITH LOSS	$V \leq III \; P$	LOCE-DB	RTH LOSS
	FORMARD	FORWAPD	FORWAPD	REVERCE	PEVERSE	REVERCE
5000.000		22.24	21.00	1.83	83.29	36.83
5060.000	:,18	21,67	21.63	1.07	78.86	28.95
5120.000	: .13	21.60	24.53	1.13	94.79	24.12
5180.000	. 10	22.05	26.27	1,:4	81.51	23.52
5240.000	:,08	22.63	28.10	1.09·	88.41	27.77
5300.000	:,09	23.16	27.67	1,45	72.96	3í.75
5360.000	:,08	23.63	27.99	1,49	75.16	27.72
5420.000		24.02	29.25	1.138	79.43	28.71
5480.000	:,05	24.29	- 32.75	1.05	77.04	33.03
5540,000	:,04	24.39	33.33	1,05	74.42	32.28
5680.000	: .07	124.33	29.69	1.03	75.26	37.84
5660.000	:,06	24.08	30.37	1.48	78.00	28.22
5729.000	.,06	23.94	30.73	1.19	77.58	21.10
5789.000	. 04	23.83	34.11	1,23	75.34	19.64
5848.000	: .04	23.38	. 33.82	1.15	74.32	23.38
5900.000	. 96	22.65	30.78	1,05	75.28	31.67
5960.000	04	21.90	33.29	1.1	74.89	25.31
6020.000		21.20	34.77	1.67	71.68	29.59
6880.080	: 05	20.65	33.02	1.16	82.14	. 22.84
6140.000	. 03	19.87	35.75	1.22	86.14	19.97
<u>крид.000</u>	.86	19.11	30.38	1.1	85.28	25.56
6768 BBB		18.91	38.11	1.46	73.92	31.19
6,220,000		19.27	28.17	1.10	74.88	26.84
6320.000	1.00	19.52	27.98	1.06	97.66.	31.04
.440 000		19.53	27.03	1.10	77.36	26.78
	. 1 1	26.61	25.97	1.12	74.89	24.80
0500.000 0500.000	· 10	28.26	26.27	1.5	79.70	23.18
0000.000 6678 666	- AI	20,20	33.25	1.21	91.15	20.55
7020.000 7208 888		19.91	29.54	1.3	75.55	24.63
2000.000 2748 088	: 187 : 187	26.13	29 11	1.12	76.93	25,00
.000.000	. 10	19 99	26 18	1 21	76 36	19 29
0000.000 2020 000	· · · ·	19 73	20.00	1 40	76 26	17 96
.000.000 .000	· 16	20.50	22 36	1.27	74.29	18.42
		20.52	18 57	1,25	74.67	19.68
70.10 000	·	20.40	16.74	1.02	83.46	29.05
,040.000 7400 000	2.107	20.40 20 51	16 16	1 . 6	25 89	20.00 26 00
1100.000		21.15	15 11	1 97	60.07	18 46
1100.000		71 89	14 21	1 49	75 98	15 81 .
1220.000 7300 000		22.43	13 66	1.11	93.61	17.48
1200.000		22.40 22 50	13 83	1 29	90.19 90.19	15 77
1340.000 7400 000	. 57	25 22 27.20	12.02	1 78	00.17 90 17	· 15 96
1400.000 TT1.0 000	47	26 <b>9</b> 2	12.51	1 5	75 17	22.24
:480.000 7530 000	 · 46	27.90	12 89	1 25	76 20	16.64
1 J20.999 7500 000	. 63	28.82	12 11	1 26	68.90	18.87
1400.000	· 56	20.02	10 16	1 10	79 58	14 32
1048.000 7700 000		36 16	10.10	2,70	72 67	8.38
1100.000 7720 000	· 47	37.67	13 70	2,20 9 45	29.22	6.99
1100.000		35 88	10.10 10 74	2,00		27.62.9
	., , J.T. - 1.1 "	. 33 20	1.1 07 *	2 1 7 G	70.41	11 33
/000.000 7040 060	., , , , , , , , , , , , , , , , , , ,	32.86	14 47	1 22	្រ្នុម។ ភ្ល_សំគី	19.93
1740.000 VAAA AAA	. · 작고 · 국년	33.31	16 77	1 112	54.92 64.92	28.79
0000.000 055 DIAUS	ነውን ሮምም የለሰነት	THPHT-	то.г. Ав трой.	- 00 - 00	. 07.0C 01170117-	
FEF FLHME		100 Q   -	.vo irdi:	00	001101-	

HPAIL( 1)= 4

ORIGINAL PAGE IS







# original page is of poor quality

GPM4 G14001 7/18/78 0

•

.

78 0 13 SEP 82 14:25:58 SWITCH MATRIX POC MODEL TESTING ( REFEPENCE LAB NOTEBOOK 386-2 P42 7,2 UN NAS203::41

FPEQ-MHZ	$\Lambda > 0.6$	LOSC-DB	PTN LOCC	XS均P	LOSG-DB	PTH LOSS
	FOBLAPD	FORMAPD	ГОРМАРД	PEVERJE	PEVEPIE	REVERCE
5000.000	:,22	25.35	20.181	1,84	83.47	33.99
5060.000	1,21	25.94	20.58	1.63	79.34	37.90
5120.000	:,16	26.63	22.82	1,44	88.50	33.98
5189.999	1 4	27.19	23.74	1.09	89.86	27.59
5100.000 5718 888	. 13	27.94	24.45	1 1	000 95 dd	20 20
5290.000		21.024	24 20	1 . 3	75 19	
500.000 5220 000		20.70	24.20	4 (3.77	10.42	24.34
1300.000 5130 000	· · · · ·	20.00	25 26'	1 07	70 00 70 00	27.41
1420.000 F100 000	1 1	20.27	23.30 37 67	1.97	17.00	29.24
7489.000		20.24	20.00	1,	81.99	23.38
:1348.000	07	28.32 20.32	27.20	1,13	10.53	24.69
5600.000	0 .	28.00	28,98	1,45	13.25	32.10
<u></u>		2.32	30.83	1.06	79.51	31.07
5720.000	:	26.43	32.18	1.88	76.93	28.82
5780.000	1.02	25.33	42.20	1.04	76.05	35.21
5840.000	·.01	24.22	42.98	1.06	77.48	30.79
5900.000	02	23.02	38.23	1.24	84.57	19.44
<b>7960.00</b> 0	:03	22.03	36.31	1.43	77.72 -	15.00
N020.000	:.06	21.57	30.05	1.41	79.09	15.32
t.080.000	:09	21.45	27.34	1.20	77.06	20.82
6140.000	:,08	21.42	27.94	1.17	81.47	22.04
6200.000	:.12	21.30	25.14	1.22	74.46	20 19
A260.000	1.13	21.38	24.22	1.139	87.23	27.05
6320.000	1.12	21.73	24.63	1.1.2	75.77	75 79
x380.000	1 1	22.10	25.56	·. 1.15	84.16	22 68
6.440.000	: .10	22.27	26.61	1.5	75.82	22.00
.500.000	: 09	22.54	26.96	1.19	74.15	21.18
6569.999	: .97	22.96	29.22	1.21	26 12	24.10 26 50
6620.000	. 92	23.54	40.93	1	90.10 97 79	25.00
6680.000	· .03	23.83	37 37	1 1 1 1 1 1	79 77	20 VE 20°10
6748.868		23.97	28.64	1 45	76 76	20.0J 24 EQ
6800.000	13	24.19	24 60	1.00	10.10 75 00	01.J7 00 57
6868 888	1.17	24.59	22 69	1 130	7.1 01	20.31
6928.888		23.51	19 97	1 . 5	70 17	
N.920 000		23 86	17 10	1 01	10.11 76 इ.:	
7848 888		23.00	15 71	1.21	10.JO	20.00
7100 000		23.60	15 23	1,0	01.20	21.75
7120.000		20.00	10.20	1,00		31.03
7000.000	· = -	27.02	14.00	1 <u>-</u>	58.97	20.12
1220.000 7000 000			10.00	1	13.66	23.60
1200.000		20.20 AT 24	12.68	1.13	77.04	24.13
7340.000	.,00	21,01	12.74	1,25	79.09	18.96
1400.000 Tota aca		17.11 20 F/	12.11	1,.8	88.49	21.64
1489.000 7500 000		30.35	12.33	1,29	79.84	20.99
1520.000		31.32	11.97	1,54	79.52	13.45
.580.000	- • 0 4	31.73	12.32	1,48	68.95	.14.28.
1640.000		33.18 32 40	13.07	1.35	74.73	16.53
7766.688		35.19	13.38	2.67	75.70	9.16
.760.000	1,53	3, 60	13.63	2.68	73.67	6.81
-7820.000	. 52	37.41	13.73	2:51 ~	\$72.64	7.33
,889.009	. 44	36.88	14.85	1,001	77.25	10.91
/940.000		36.94	16.43	1.27	71.51	18.52
::000.000		37.29	16.68	1,48	69.53	28.76
FEF PLANE	EST (M):	IHPUT=	.00 TPAH=	88	OUTPUT=	.00
NPAIL( 1)=	= 4			-		

108





FREMUENCY (MHZ)

.

13 SEP 82 14:30:04

-

GPM4 614001 7718778 0 CWITCH MATRIX POC MODEL TESTING PEFÉPENCE LAB NOTEBOOK 386-2 P42 8,1 MN NA3205::41

FREQ-MHZ.	名物理	LOSC-DB	RTH LOCC	V C N P.	LOII-DB	PTH LODS
<b>3</b> 1	FOPUAPD	FOPMAPD	FORWARD	PEVEPSE	PEVERIE	REVERSE
5000.000	:.09	23.49	26.95	1,83	90.59	35.42
5060.000	: .07	23.84	29.95	1 .អ8	82.25	28.46
5120.000	04	24.32	33.33	1.13	92.81	24.09
5180.000	:06	24.85	31.32	1.:4 、	82.17	23.43
5240.000	:07	25.45	29.20	1,49	83.01	27.33
5300.000	: .07	25.95	29.56	1,96 .	78.63	31.02
5360.000	: .06	26.36	30.37	1.69	75.24	26.97
5420.000	:06	26.52	30.58	1,09	86.01	27.27
5480.000	:08	26.35	28.10	1.66	75.28	30.77
5540.000	:09	26.23	27.49	1.86	74.66	30.71
5600.009	: .10	25.92	26.77	1.43	75.64	37.38
5668.888	: .89	25.45	27.53	1,69	78.67	27.18
5720.000	:.09	24.59	27.75	1.22	73.76	20.13
5780.000	10	23.60	26.33	1,25	72.96	19.17
5840.000		22.71	26.22	1,:4	73.07	23.81
5966.606		22.08	26.56	1,07	71.87	29.75
5960.000		21.34	27.52	1.14	72.03	23.97
6020.000	· .10	20.27	26.40	1.08	73.96	27.87
6080.000	1 1	19.39	26.04	1.17	78.23	22.28
.110 000	•.09	19.06	27.35	1.23	86.76	19.94
L208 888	1.12	19.19	25.23	1.10	84.78	26.45
6269.000	1.1.4	19.48	23.62	1.67	78.70	29,48
1200.000	1.1	19.73	23.46	1.2	78.73	24,92
NULU.UUU NULU.UUUU	. 15	19.84	23.18	1.មាត	83.66	30.52
		20.14	22.09	1.89	76.74	
.500 000	- 19	20.74	21.16	1.2	74.21	24.79
.520.000	. 19	28.87	21.25	1.16	20.63	22.45
MJ00.000 J230 888		20.07	22 18	1 22	91 30 91 30	20 25
0020.000 0020.000	· 14	201.2	23 79	1 . 2	71 74	20.25 22 21
~~~	• 1.1	21.78	22.21	1.12	78 19	24.91
0140.000 2000 000	• • • • •	21.87	25 59	1 25	77 50	19 15
2029.000 2029 999		21.96	27 36	1 34	74 16	16 71
. 990.000 . 990.000		21,21	25 28	1 190	76 14	17 69
6999 998 6999 998	· 15	21.62	22.91	1.27	81.27	18.61
7848 888 7848 888		21.56	20 41	1 25	74 10	10.01
1040.000 7100 000		21.00	10.41	1 . 3	77 75	201 56 21 56
1100.000 T120 000	20	21 99	17 24	1 99	71 12	17 96
1100.000		22 BS	15 36	1 d.1	79 14	15 JJ
1220.000	тт ДЦ	77 90	13.70	1 ~3	10,10 고려 네트	16.97 16.97
1200.000		74 19	10 63	1 4.1	7.4 69	13.90
1340.000	-,JO 57	25 51	10.07	1 41	77 69	15 24
1400.000 That are the second	····	26 50	10.12	1.71	11.00 95 25	10.J7 70 07
1409.000 7530 088	· 78	20,00 97 da	1.1 76	1 27	20.00 95 15	16 01
7500.000 7500 000	 a	28 59	11 25	1 29	70 57	19 22
(300.000 7010 000	· <b>2.07</b>	20.07	10 05	1 52	. 10.01 	12 51
,040.000 7700 000		37.00	10 25	2,70	20.02 73 11	10.01 7 74
7,99.999 ·	LO, . 1	25 24	12.20	2,00 9 MR	08 40 28 40	1.10 6.27
1100.000 1100.000	,04 • 20	24.50 24.50	10 50	2,00	-71 02	
	.,0 <u>.</u> . 50	· 33 95	. 10,21.	•• 1 00 °	79 07	10.00
1000.000 7010 000		94.25	15 22	1 94	70 C7	19 15
1740.000 1866 666	<del></del> • .10	35 44	10166 15 50	1 49	78 49	07 QL
0000,000 0000,000	5''T''C'A''*	INPHT-	-9-94 GA TPON.			_ 38
1	an a ris in teata ting a		1000 IND114	00	ww.r. w	a

MPAIL(1) = 4

-

Original page 19 Of PCOR Quality



GPM4 G14001 7.18/78 0

.

## 13 SEP 82 14:29:51

•

IWITCH MATMIX POC MODEL TESTING REFERENCE LHD NOTEBOOK 386-2 P42 8.2 WN NAC204::41

	- UMMB	Loce B	* **		•	•
(revenna)	- 906 Forwer:	CU12-D	R KIN FOSS	A S 🛛 B	LOCC-DB	RTH LOSS
8000 000	FURWHF.	п ковивь	р ғорыард	REVERCE	REVERSE	REVERSE
1000.000		23.62	25.13	· 1,04	87.52	34.34
0000.000		23.60	27.29	1.03	87.50	36.36
5120.000	:,06	23.89	30.76	1.45	95.Ø9	10 22
5180.000	1,07	23.94	29.47	1.09	86.16	00.04 07 35
5240.000	:07	24.50	29.22	1.1.1	90 o.i	
5300.000	:,07	25.16	29.94	1 - 3	02.74 02.40	23,41 04 05
5360.000	:.05	25.91	31.52	1 1972	02.40 7	24.02
5420.000	:,03	26.25	35.37	1 47	10.22	29.15
5489.000	:.04	26.50	24.19	1	81.00	29.49
5540.000		20.00	24.26	14	10.09	23.44
5600.000	.05	75 03	07.20 22 20	45	68.78	24.17
5660.000	. 63	25 50	04.20	1,05	78.01	32.71
5720 000	07	20.00 75 97	34.78	1.96	79.25	30.70
5720 000	00 . Ab	27.27	31.37	1,48	81.71	28.51
5938 888		24.81	32.43	1,04	14.96	34.89
	·	24.20	29.68	1.97	75.39	29.75
7500.000	1,08	23.76	28.76	1.25	77.41	19.04
1960.000		23.19	27.73	1,45	76.42	14.75
NU20.000	1.12	22.15	24.82	1.43	73.28	15.04
N989.999		20.66	23.11	1,21	76.78	28.54
6140.000	1.15	19.73	23,10	1,17	76.10	20.07
6200.000	1.19	19.42	21.14	1.22	85 47	20 22
6260.000	:21	19.53	20.34	1.69	73 74	20.22 07 13
K320.000	:	19.68	20.43	1 2	72.75	21.40
6389.099	1.20	19.78	20.69	1	70.10	24.99
6440.000	:.20	20.40	20.85	1.57	10.00 70 50	42.22 DD 00
6500.900		20.59	20.76	1.19	75.00 75.00	42.22 01 11
4568.888	:,18	20.60	21.50	1 20	10.07	21.11
∺620.000	1.13	20.57	24.23	1 . 0	70 70	20.13
6680.000	1,10	20.42	26.53	1 AT	(7.(2 70 10	25.26
A740.000	:06	20.16	30.35	1 65	18.10	28.92
×880.000	05	20.13	32.04	エィジン 1 14ご	83.32 70.40	32.75
N860.000	.,06	20.23	30.63	1,00	73.18	30.84
~920.000	. 11	20.86	25 49	1	10.64	26.77
6980.000	: 20	28.22	20 22	1,	11112	22.85
7040.000	28	20.51	-0.00 10 95	1	19.27	20.33
7100.000	.32	21 21	10,00	1,28	79.63	21.50
7160.000	: 37	22 02	11624 1764	1,46	76.81	31.11
7228.090	45	1 00 73	10.14	12	70.48	25.02
7280.000	1.53	22.10	14,66	1.15	80.57	23.38
7340.000	· 55	20.42	13.32	1 4	84.79	23.73
7400.000	57	20.12	13,34	1.26	79.26	18.71
7468.000	***************************************	O • I ↓ 	13,13	1,:8	87.28	21.50
7578 888	· 20	21 M/2 20 20	12,46	1,20	82.98	20.85
7520 000		చరం.చవ నరం నరం	11.91	1.55	73.05	13.28
7440 000		· 40+18		<u>. 49 و 1</u>	75,23	14.12
1040.000		30.58	12.46	1,36	78.74	16.28
1100.000 7760 000	.,02	33.94	12.50	2.1	84.58	8.96
: 109.999 .7000 000		35.84	12.50	2.74	73.81	6.66
- 020.000	62	35 02	-12,57 🖙	·**2 55 - ×	73 -34	7.20
1000.988 7040 600		33.39	13,66	1,82	78.03	10.76
1240.08U		32.68	15,19	1.28	72.54	18.34
	. 48	32.46	15,53	1.68	71.75	28.49
REF FLHHE	EGT. MI:	1HPUT=	.00 TRAN=	,00	OUTPUT=	.ស្រ

HPAILL 1 = 4



113

# ORIGINAL PAGE IS

13 CEP 82 15:13:33

.

\_

GPM4 G14001 7718778 Ø 13 DEP JWITCH MATRIN POC MODEL TEITING REFERENCE LAD NOTEBOOK 386-2 P43 9,1 UN NAS206::41

FREQ-MHZ	V∶UR	LOSE-DB	RTH LOIS	VEUR	LOIS-DB	PTH LOSS
	FOPWAPD	FOPWAPD	FORWARD	REVERSE	PEVERSE	REVERCE
5000.000	: ,14	20.66	23.47	1.04	82.48	34.93
5868.888	1 1	20.49	25.95	1.08	90.63	28.69
5129.009	•,10	20.73	26.05	1.:3	104.69	24.37
5188.888	: .13	21.10	24.20	1.14	80.27	23.63
5740.000	1.1.2	-21.61	24.78	1,89	82.12	27.53
5300 000	• . 1 1	22.08	25.67	1.06	75.63	30.42
5360.000	. 10	22.58	26.76	1.10	77.63	26.49
5420.000 5420 000	10	23.04	26.75	1.10	78.94	26.79
5198 888	· · 10	23.32	26.64	1.46	75.73	30.29
NTUD.000 NTUD.000		23 34	28,13	1.96	75.43	30.76
<del>.</del>	 . 06	23.22	30.68	1.93	72.17	37.50
 5220 000	 · AC	22.67	30.30	1.10	74.97	
· 3660.000	 . ac	23.01	20.18	1 23	91 99	19 79
D:20.000 5700 000	 . ac	22.71 22.57	20.70 20 02	1 25		10 0.1
7,80.000		22.31	20.22	1 . 1	1 J • 1 0 75 9 3	10.24
-1840.000	0 :	21.17 00 70	22.12	1 1477	00 00	20 0.1
-1900.000 	.,88	20.10	11.01 10.11	1.07	00.00 75 50	22.04
7960.000		17.62	20.20 05 15	1	10407	24.21
NU20.000	1	18.68	20.10 04 00	1,01	81.44	27.23
6089.000	1.13	17.96	24.23	1	10.02	21.93
n140.000	1.15	17.39	23.28	1.25	13.07	19.20
6200.000		16.71	21.90	1,3	74.79	24.44
6260.000	.,19	16.31	21.11	1,95	76.65	32.72
6320.000	1,19	16.37	21.34	1.:0	90.43	26,85
6380.000		16.71	20.84	1,97	80.45	29.08
6440.000	:22	17.10	20.14	1.1	73.28	25.39
6500.000	1.21	17.63	20.30	1.12	82.35	25.27
6560.000	:20	18.03	20.88	1.:4	77.55	23.45
6620.000	: ,17	18.53	22.07	1.20	84.02	20.64
₩68 <b>0.00</b> 0	1,16	18.91	22.38	1.17	72.52	22.01
6740.000	1.16	19.42	22.72	1 .: 4	76.46	23.97
n,300.000		19.50	23.64	1.25	75.30	19.19
6860.000	: , 1 4	19.12	23.41	1,04	72.99	16.84
6.920.000	1.17	18.39	22.13	1,29	75.05	17.82
K980.000	1.21	18.74	20.58	1.27	75.29	18.51
7040.000	:.25	18.95	19.17	1.26	75,60	18.78
7199.999	:28	19.36	18.19	1,:4	87.75	23.96
7160.000	:,34	19.89	16.86	1.29	68.92	18.07
7220.000	:,39	20.61	15.75	1,40	74.53	15.51
7289.890	: .45	21.91	14.79	1, 14	74.89	16.76
7348.888	:.46	23.74	14.60	1,46	71.95	14.54
7400.000	. 49	35.27	14.19	1.43	72.86	15.02
7466.666	1.53	26.21	13.56	1.17	82.63	22.13
7529.888	: .55	27.22	13.37	1.38	70.36	15.99
7588 888	· .51	28.68	13.82	1.28	73.94	18.14
76.10 000	45	31.80	14.53	1.56	78.77	13.24
7700 000		36.09	14.65	5 73	87 81	7.58
7748 888	. 13	37.65	15 89	2.91	75.20	6.22
2129999~0000	- 28	36 52	15 91	2 60 0	. Na76 KQI	20127 DA
7000 0000 7000 000	 	34 93	17 74	* 1 01	· 79 51 ·	10 77
1000.000 7040 000		07.20 31 51	20 00 TI 10	1 2.1	12.V7 Q1 0A	19 21
7240.000	 	24.21 25 17	40 00 40 00	1 140	01.7V 70 05	12.01 20 im
19999.999 19999.999	- 14年 ビリオ 17 M N	00.11 Thont-	17:72 00 toou	- 60 1'NO	12.7J ANTONT_	00.11
KER FEHME I	E	714E Ú   =	• VU IMHN:	= ,00	001801=	.00
6664161 11=	. 4					





FREQUENCY (MHZ)

.

.

-

#### IWITCH MATRIX POC MODEL TEITING Reference LAB Notebook 386-2 P43 9,2 ON NAC207::41

FREQ-MHZ	V.UP	LO33-DB	PTN LOGS	VSUR	LOIS-DB	PTN LOCE
	FORMARD	FOPMARD	FORMARD	PEVEPSE	PEVERCE	REVERSE
5000.000	: 17	23.84	22.12	1.14	88.72	33.32.
5060.000	: ,13	23.34	24.57	1.04	75.66	34.60
5129.900	: 19	23.38	26.42	1.05	80 17	31.62
5180.000	1 1	23.70	25.72	1.10	84.83	26.28
5249.000	1.09	23.83	27.28	1. 5	81.49	20.20
5366.896	: .97	24.34	- 39.85	1.14	79.09	22 <u>45</u>
5368.988	· .05	24.85	32.08	1.07	74.29	 
5429.090		25.86	31.06	1.48	. 87.91	 78 47
5480.000	 	35.57	30.14	1.5	81.19	23.84
5540 000		25.86	30.62	1 3	77 41	24 27
540.000	.,00	25.69	31.16	1 45	79 90	-71 20 A2
4660 000 4660 000	 	25.20	27 72	1 87	79.20	70 00
5770 880	. 10	01.61 64	26 51	1 48	77 02	20.00 07 05
5720 000	~ 10	22 <u>8</u> 9	76 19	1 82	7.1 15	21.20
500.000 5040 000		· >> 97	24 27	1 40	7.4 30	3J.:3 97 00
5988 888 5988 888	· 1.3	22 88	22 55	1,00	17.27	- 40 40
500.000 5020 000	1 .	22.00	23.00	1.10	10.42 75 0/	10.10
1200.000	10	21.00	22.00 01 25	1,40	12.70	14.28
NULU.UUU 2000 000	10	20.14	21.00	1.44	11124	14.92
NUCU.UUU ///a aaa	/	17.92	al.34 34 04	1.20	82.02 ' 70 00	20,94
n140.000	1 7	17.00	21.00	1,8	17.03	21.16 aa aa
200.000 		10.05	1 20.33	1,22	80.33	20.03
6260.000 7330 000	<u>.</u>	18.21	20.14	1,48	89.65	28.15
6320.000	13		21.03	1.2	90.19	25.29
1.380.000	1,18	18.67	21.00	1,16	84.94	22.61
75440.000 .500 000	. 18	19.38	21.78	1.16	80.94	22.69
HOUU.999	15	19.99	22.38	1,20	74.33	20.67
ND60.000		20.12	24.22	1,22	78.46	20.09
6620.000	1.09	19.98	27.27	1.15	78.98	23.22
нь80.000 : Т/о осо	08	19.87	27.91	1.10	71.38	26.45
n,40.000	10	19.95	26.11	1.87	77.97	29.61
N800.000	1,12	20.03	24.79	1.86	72.14	30.10
h860.000		20.09	22.28	1.10	74.80	26.76
<u>8920.000</u>		20.54	19.59	16	73.96	22.38
6980.000		20.33	17.69	1.23	70.90	19.81
7949.999	1,35	20.48	16.54	1.19	75.49	21.07
7100.000	1.38	29.61	15.86	1,45	78.86	32.46
7160.000	: ,43	29.65	15.03	1.13	73.12	24.22
7220.000	46	20.52	14.50	1,16	79.30	22.69
7280.000	: .50	21.55	14.04	1,17	80.86	22.25
7340.000	48	23.10	14.26	1,70	75.40	17.79
7400.000	48	24.34	• 14.27	1,19	79.93	21.14
7460.000	1,51	25.09	13.88	1.22	84.50	19.94
7520.000	1.51	25.98	13.81	1 60	75.44	12.78
7580.000	: .48	27.14	14.32	1,52	72.31 🧋	<u> 13.76</u>
7640.000	42	29.38	15.16	1,40	79.30	15.57
7700.000	:	32.96	15,31	2.20	89.68	8.50
7760.000	:,39	35.01	15.68	2,86	70.79	é.35
7820.000	:35	34.67	16.47	2.63	72.56	6.95
			13.02	11.35	39.40	10,40
7930.CU3	ZU	23.43 	20.71	1,30	31.09	17.70
: 900,000	:.21	33.46	20.38	1,10	76.75	26.59
PEF PLAME	EXT UMD:	IHPUT=	.00 TRAH=	00	OUTFUT=	.88
NPAIL( 1)=	= 나					

ORIGINAL PAGE IS OF POOR QUALITY


## ORIGINAL PAGE IS

.& GEP 82 15:24:42

GPM4 G14981 7/18/78 0 OF POOR QUALITY SWITCH MATRIX POC MODEL TESTING PEFERENCE LAD NOTEBOOK 386-2 P43 11,1 NH HAZ209::41

	•
FPEQ-	мнг

FREQ-MHZ	VINR	LOIS-DB	RTN LOCS	VSMP	LOSI-DB	RTH LODD
	FORMARD	FORMARD	FUKWHED	REVENCE	MEVER1E	NEVERIE
5000.000		24.65	26.50	1.03	86.77	35.35
<b>7060.000</b>	: .89	24.88	37.21	1,48	90.14	28.10
5120.000	: .07	25.12	29.67	1.:4	83.47	23.95
5180.000	បិច	25.34	30.07	1.15	89.06	23.29
5240.000	:,06	25.51	31.35	1.69	87.05	27.17
5388.888	.,08	25.70	28.75	1.06	76.31	30.98
5360.000	09	25.88	27.37	10	74.49	26.82
5420.000	: ,11	25.93	25.40	1,:0	81.42	26.85
5480.000	:.12	25.71	24.66	1.96	79.08	30.09
5540.000	: .12	25.51	24.63	1.46	72.45	30.36
5688.888	1.12	25.16	24.95	1.03	76.08	36,55
5660.000	. 14	24.86	23.75	1,:0	83.03	26.54
5720.000	. 15	24.52	23.12	1,23	77.43	19.70
5780.000	15	23.92	22,92	1,26	79.36	18.85
5840.000	1.15	23.04	23.00	1.15	80.21	23.39
5986.888	. 15	22.10	23.29	1.47	84.36	29.43
5020 000	· 11	21 37	23.50	1.2	73.29	24.63
2700.000 2000 800		21,07	23.31	1.48	73.47	28.40
		· >: 02	23.01	1.19	74.19	21.37
			05 75	1 15	72 52.	10 21
n140.000			05 JA	1 . 4	75 50	25 6d
N200.000	4 3	-1.17 20 07		1 62	00 OK	20.04
6260.000 	1	20.01	26 42	1.00	76 68	00.00 00.00
NJ20.000		20.07	20.72 97 85	1 87.	98 74	79 22
t.380.000		20.01 20.20	21.00 35 21	1 130	01 01	27.00 27.05
5440.000 6440.000	1 2	20.00 98 59	23.01	1 .00	77 50	
NJ89.090		20.02	24:00	4		01 00
N560.000		20.42 20 10	24.04	4 - 2 4	10.15 08 95	20.97
1.620.000	1 4	10.10	20.02 22.04	1.21	77 97	20.21 22.05
5559.909	1 4	17.14	20.24 27 02	1 - 2	70 15	2.1 0.1
N,40.000		17.02	 	1 07	10.10	10 50
M899.999		10,00	20.00 99 54	1		16.00
5859.999 	10	10 70	54 JU 10 JU	1 40	71 80	17 49
N920.000	10	10 20	10 00	1,00	72 01	10 88
N980.000		17.04 10 0F	10 01	1,123 1 25	(6:71 77 50	10.17
.040.000		17.80	19.34	1.20	(1.00)	12.11
/100.000		17.77	10.12	1	10.71 71 70	17 NO
,160.000	JU 	20.13 34 ED	1, .00	1 14	(1.10 To 74	15.47
,220.000		21.JZ 33.3Z	15.54	1 03	10.11 00 00	12.41
1280.000	.,40.	20.00 23 22	13.30	1 1.74	00.60 70.01	14 28
,340.000		24.03 05 34	10.17	1,40	(0.01 00 10	14.00
7400.000	. 40	20.21	14.00	1,43	73.40	13.03
7460.000	Ja . E.	ಎಲ್.ರಷ ಎಂ. ಇಂ	. 13.60	4	72.29	45 05
7520.000	1,56	20.10	13.10	1,00	10.02	10.03
7580.000	1,06	20.20	13.15	1,20	(3.92	10.17
7640.000	.04	31.90	13.41	1,05	80.03 00 10	10.20
7700.000	.,00	34.34	13.20	4.4J 0 00	79 19	
		34.74	13.11	4,72	(J.13 70 00	0.12 7 a/
.7820.000		33.21 24 40	· 13.43	- 1 DO -	70 01	(*84 10 75
.889.999	40	01.18 00 00	14.01	1.002 4.002	10.91	10.17
1940.000		చి.రోష నిల్లింగ	13.85	1,20	8J.27 07 70	17.24 20 00
	- 4년 - 11 - 11 - 11 - 11 - 11 - 11 - 11 - 1	27.80 THENT	10.00	1,48	біз≟б Онтрит-	60 70°09
PEF PLANE	EST. UNT	18201=	.00 IPHN=	: .00	.001801=	• U U
MPAIL( 1)=	4					





FREQUENCY (MHZ)

13 CEP 82 15:20:50

ORIGINAL PAGE IS OF POOR QUALITY SWITCH MATRIX POC MODEL TESTING REFERENCE LHI NOTEBOOK 386-2 P43 11,2 NN NAC208::41

FREQ-MHZ	VINR	- LOSS-DB	PTN LO33	VEWR	LOCC-DB	RTH LOSS
	FURUHED	LONNHED	FUKWHKU	PEVENSE	PEVER2E	REVERCE
5000.000	:10	21.20	20.01	1,94	11.82	33.46
5060.000	:,09	21.17	27.39	1,44	98.32	33.89
5120.000	OS	21.52	31.58	1.45	79.23	31.49
5180.000	: 04	22.16	33.68	_ 1.:0	86.97	26.08
5240.000	:03	22.68	36.99	1.16	79.76	22.65 .
5300.000	:,05	23.54	32.31	1.15	83.54	23.37
5360.000	1,67	24.54	29.83	1,97	73.62	29.56
5420.000		24.96	27.61	1.138	76.50	28.60
5480.000	:.10	25.52	26.80	1.15	78.37	23.02
5540.000	.,10	25.78	26.41	1,:3	71.45	24.19
5600.000	:,10	25.35	26.59	1,85	72.96	32.01
5660.000	:.12	24.95	24.73	1,07	88.12	29.10
5728.000	: .13	24.48	24.09	1,88	77.66	28.05
5780.000	: .14	23.90	23.66	1.83	74.44	35.96
5848.000	: .15	23.05	23.19	1.88	72.22	28.24
5988.000	: .15	22.07	23.02	1,28	83.13	18.17
5960.000	1.16	21.03	22.80	1.48	78.09	14.32
.070.000	. t 7	20.09	32.31	1.43	76.82	14,96
.020.000 .080 000	16	19.33	22,47	1.20	78.78	20.94
4140 000 4140 000	. 14	19.06	23.46	1.18	79.01	21.61
~140.000 . JAA AAA		19 18	22 98	1 22	74 41	19 95
N200.000 Loca 000		19 02	22 20	1 49	22 52	00 TA
	10	19 87	22 91	1 2	21 87	20.70 25 AA
N320.000 2000 000	1 7	10 25	23.51	1 . 7	01.01	20.00 01 02
N380.9999 		10.20	0.4 05	1 . 7	04.10	21.70
N440.000	L <del>.</del> .	17.00	24.0J 01 /F	1	01.40 71 70	22.32 31.13
NGUU.UUU	i i i i i i i i i i i i i i i i i i	20.04	24.03	1 00	11.10	21.13
6560.000		21.32	20.32	1.20	16.12	20.84
6620.000	1.09	21.81	26.99	1.13	83.0	24.24
6680.000	10	22.04	26.44	1,09	74.19	27.61
6740.000	1 1	22.11	25.74	1.87	79.59	29.68
6800.000	. 11	22.30	25.34	1,98	71.44	28.14
£869.099	: .13	22.26	24.11	1.1	75.22	25.54
6920.000	1,16	22.27	22.48	16	79.75	22.70
6980.000	:,24	22.39	19.55	1,21	76.65	20.51
7646.660	1.27	21.54	18.36	1.17	75.87	21.89
7100.000	:31	21.64	17.47	1,93	73.73	35.65
7160.000	:,36	22.41	16.40	1.13	73.05	24.24
7220.000	: ,42	23.73	15.17	1.15	76.44	23.09
7280.000	:,46	24.55	14.58	1.16	82.10	22.66
7340.000	: .47	25.75	14.44	1.00	· 73.74	17.80
7400.000	: 49	26.46	14.07	1,20	81.17	20.94
7460.000	1.,55	27.28	13.37	1.23	78.62	19.87
7520.000	:,58	28.64	12.95	1,59	73.57	12.80
7580.000	1.57	30.02	13.06	1151	74.76	13.84
7640.000	: .54	32.21	13.44	1.40	81 47	15.62
7700.000	: .55	35.23	13.31	2.21	81.28	8.49
7760.000	: .56	36.66	13.23	2.86	71.84	6.34
	: 53	36.05	13.52	2.63	74.89	6.94
7880 000	: 46	34.88	14.59	1.86	97 15	10.46
7948.600		34.11	15.93	1.20	88.36	17.68
	 · २9	33.34	15 73	1 .0	73.12	26.48
0000.000 000 DIANC	ст. (м) •	THPUT-	19.19 00 TRON		OUTPHT-	66
REF FEHHE	Ent Briti	201 WI-	∎ee indi		001601=	.0.0

 $\mathsf{HPAIL}(1) \simeq -4$ 





FPE(PENCY (MH2)

13 SEP 82 15:28:14

,

.

.

GPM4 614001 7718/78 0 CWITCH MATRIN POC MODEL TESTING REFERENCE LAD NOTEBOOK 386-2 P43 12,1 OH HAC210::41

• •

FPE0-MHZ	ASAB	LOSI-DB	RIN LOSS	NS朗尼	1033-DB	PTN LOSS
	FOPHAPD	FORMARD	FORNARD	PEVERCE	PEVERCE	REVEPCE
5000.000	13	23.15	24.30	1,04	77.28	34.85
5060.000	ំ ពី។	23.51	27.47	1.88	82.04	28.45
5120 000	· 64	23.76	33.59	1.3	81.15	24.20
5100 000		24.15	25.27	1.14	75.32	23.40
7100.000	 . ne	24 64	31 79	1 01 9	80 17 -	
	UJ . GE	27.07	22 74	1 02	70.17	20 JE
3399.000		23.00	02.10 00 00	1,00	12.13	30.46 o: co
-360.900		20.20	33.03 30 05	1,.0	(2.1)7	20.00
5420.000		20.04	29.70	10	83.33	28.82
488.000		23.(2	28.30	1,85	79.06	30.60
540.990	:.08	25.73	28.11	1,96	11.51	30.95
5660.000	1,88	25.52	27.93	1,82	74.48	38.19
5660.000		25.07	26.90	1,10	85.13	26.77
5720.000	1 1	24.53.	26.01	1.23	73.74	$\cdot 19.86$
5786.000	:,12	24.01	25,04	1,25	75.17	19.05
7840.000	13	23.46	24.51	1,14	76.50	23.91
5900.000	1 4	22.88	23.86	1,07	78.98	29.02
5960.000	1.15	22.13	22.91	1.14	74.76	23.74
6020.000		21.28	21.68	1,68	77.67	28.26
6888.000	1.19	20.43	21.11	1.17	· 78.66	22.28
៩14១.១០១	:.20	19.77	21.01	1.23	82.30	19.78
6200.000	.23	19.45	19.75	1.1	79.73	25.53
6260 000		19.54	19.02	1.86	85.14	30 32
6320.000	:25	19.98	19.09	1.10	78.09	26.08
6380.000	· .24	20.45	19.34	1.86	78.12	20.00
6440.000	.24	21.03	19.37	1.1	78(97	25,97
500.000		21.79	19.34	1.2	73,49	24.88
6560.000	· .2.3	22.28	29.15	1.5	79,26	22.00
6620.000	1.17	22.65	22.16	1.21	77.97	20.52
5620.000 5680.000	. 13	22.93	24.17	1 7	71.32	20.02
6740.000	: .08	22.68	28.15	1.3	85.55	24.52
6800.000	. A4	23.45	34.22	1.25	72.58	19.20
6860.000	· . 61	23.22	42.68	1.35	73.36	16 57
6928 888	· 08	22.74	27 25	1 11	27 19	17 27
4990 000		22.07	22 56	1 27	91 59	fo it
7046.000 7046.000		22.01	19 94	1 24	01.JJ 70 15	10.71
1040.000 7100 000	 - 2 Q	22.10	10 11	1 . 0	75 50	12.24
7120.000		20 d7	16 29	4	71 95	17 /0
-100.000 -100.000		23 28	13 95	1 .12	(1.20 00 00	15.70
1220.000 7000 888	· 51	23.03 10 LC	12 00	1 22	06.66	10.20
1200.000 7348 888	.,01 · 55	25 05	10.00 .	1,00	75 22	11.01
1340.000		25.00 75 0.1	10.07	1,42	10.22 70 83	14.10
7400.000 7400.000	·····································	20.04	10 01	1,40	(P.WZ 01 E1	13.05
1400.000 7500 000	00	-0.01 20 78	14 74	1,.0	01.JI 70 40	-1-01 
1020.000		20.10	11.1°4 44	1,.00	10,40	10,90
7080.000		20.00	10 15	1.10	07.04	10.01
1040.000 7700 000		26 70	10 00	1,76	(J.40 00 00	19,1(
1100.000	04	20.10 27 63	13.32 19.99	2.44	00.80 75 00	1,00
1109.999		01.74 77 /0	12.JE	2,71	13.73 78 04	0.22 7 0.2
1020.000 7000 000	.,05 · E.(	01.40 102 10	12.40 10 15	- 4 041 ·	(3.85	1.05
1000.000 7010 000	., , , , , , , , , , , , , , , , , , ,	20°30 26°20	13.40	1.01	82.29	10.80
1940.000		23.83 97 11	14.68	1.4	ರವ.+ನ ೧೧	19.30
5000.000 DEE EL AVE		35.11 Tuqur	13.09	1,174	80.12	21.10 00
NEF FLAME		THE01=	.00 IKHN:	បស	001P01=	.មេប

HPAIL(1) = 4

.

-

122

-

.







.

.

13 SEP 82 15:3,:49

.

GPM4 G14001 77.8778 0 -SWITCH MATRIX POC MODEL TESTING REFEPENCE LAD NOTEBOOK 386-2 P43 12,2 ON NA5211::41

.

FPE0-MHC	V以明尺	LOCS-DB	RTN LOIS	VC均P	FOSC-DB	RTH LOSS
	FORHARD	FORWARD	FORMARD	PEVERSE	PEVEPSE	PEVERIE
5888.000	:.15	25.67	23.08	1,04	88.04	33.45
5060 000	. 1 1	25.61	25.43	1 114	84 98	22.11
5128 888		20.02	30 01	1 66	27.50	21 22
5100 AAA '	· 62	20.0E 24 50	31 03	1 .0	00.00	01.22 02 42
JIG8.999	UO · 05	20.00	21.00	1	00.JI	20.10
N240.000		20.02	31.00 31.15	1,.0	04.00	22.10
:300.000		28.90	34.40	1 4 7	, b.b4	23.45
5369.000	1.02	27.02	41.16	1,67	78.94	29.49
5420.000	:03	27.25	36.51	1.48	81.09	28.39
5489.000	. 04	27.18	33.85	1.15	73.47	22.99
5540.000	:.04	27.10	33.33	1.13	69.18	24.21
5600.000	:05	27.03	32.53	1.45	76.50	31.63
5669.000	07	26.75	29.21	1,88	80.65	28.77
5720.000		25.92	27.57	1.89	75.42	27.78
5780.000	: 11	25.21	25.95	1.43	74.50	35.38
5840.000	:.13	24.35	24.43	1.09	77.31	27.61
5900.000	15	23.70	23.12	1.:19	78.43	17.92
500.000	. 18	22 Q7	21 67	1 19	80 44	11 10
2020.000		22 18	28 24	1 43	76 22	1.1 0.1
7828.888 2888 688		22.10 21 80	10 50	1,44	10.00 70 EE	14.04
		21.07	10.17	1,40		20.77
M140.000		20.25	13.1.	4	84.03	21.92
5299.999	. 29	19.81	18.07	1,22	77.41	19,92
6269.889	:,31	19.66	17.48	1.48	78.89	27.85
6320.000	2.38	20.15	17.60	1.1	79.48	25.52
6389.999	1.29	20.87	17.98	1.16	87.59	22.53
6440.000	1,28	21.63	18.32	1.16	76.85	22.36
6500.000	:.27	22.33	18.55	1.21	73.94	20.63
6560.000	:,23	22.85	19.57	1,21	86.07	20.41
6620.000	: ,18	23.18	21.73	1.13	85.18	24.02
t.680.000	: 13	23.33	24.21	1,89	75.61	27.77
6749.990	:,98	23.43	28.40	1,06	76.69	30.58
6888.888	: .03	23.52	36.29	1.07	74.75	29.07
6869.999	. 05	23.37	33.84	1.1	73.82	35.44
6929.000	. 11	23.17	25.50	1.17	80.07	22.144
6928 888	. 20	23.93	20.00	1 22	77 99	20 22
7030 000	,eo 94	22.00	10 21	1	70 20	21 00
1848.888		22.62	17 10	1	10.00	21.00
4199.999 7199.999	.,26	20.00 00 EQ	11.10	1,04	12.07 00 05	30.03 70.00
1160.000	.,40	23.37	13.62	1	80.30	23.89
,220.000	+ .	24.31	14.38	1.15	16.96	22.93
7280.000	1,30	24.91	13.34	1.16	16.55	22.85
7349.000		25.45	13.01	1.29	84.73	17.86
7400.000	.,60	25.93	12.68	1.20	93.83	21.03
7460.000	66	26.85	12.12	1.23	83.19	19.81
7520.000	:,70	28.35	11.72	1,60	75.60	12.77
7580.000	1.70	29.81	11.77	1.51	. 73.39	13.84,
7640.000	: ,65	31.87	12.20 -	1.40	78.25	15.60
7788.888	:,63	34.43	.12.41	2.21	78.69	8.47
7760.000	· 1,63	35.89	12.40	2.87	73.11	6.32
7820.000	: 63	36.11	12.56	2.64	*******	6.93
7880.000	: .53	35172	13.53	1.06	80.34	10.44
7940_000	45	35.67	14.73	1.0	72.37	17.59
1888 888 1888 888	: 42	35.86	15,15	1.10	73.67	26 10
5555 BI 985 3	FUT (M) •	THPUT-	ч. ч	- 00		 _AA
			100 IPAN	- 100		.00
				_		

124

•





FREUDENCY (MHC)

# original page is of poor quality

GPM4 G14001 7/18/78 0

.

.

13 CEP 82 15:09:05

.

DWITCH MATRIX POC MODEL TESTING REFERENCE LAD NOTEBOOK 386-2 P43 13,1 OH HA3213::41 . .

٠.

		•		•		
FREQ-MHZ	A.SNb	LOCC-DB	RIN LOSS	VCHP	LOCI-DB	RTH LOCC
,	FORMARD	FORMAPD	FORWARD	REVERSE	PEVEPCE	PEVERSE
5888.868	. 10	26.43	26.45	1,43	85.82	36.14
5868.888	: .09	26.86	26.96	1.07	79.10	28.89
5120.000	1.87	27.37	29.63	1.13	86.40	24 15
5188.000		27 76	31.80	1 - 5	79.10	23 23
5200.000 5210 000		20 82	21 29	1	10.49 00 AT	40.44 93 99
		20.02	01.02 D0 00	1	03.U; 20 77	26.83
3380.000		28.14	00.70 20 - 20	1,96	82.11	30.55
N360.000	ំរប់	28.13	29.80	1,10	75.12	26.74
5420.000	1.06	27.93	30.19	1,10	87.41	26.75
5480.000	:.04	27.69	34.94	1,86	83.90	36.04
5540.000	1,02	27.33	40.20	1.06	72.20	30.26
5688.998	02	26.89	41.62	1,03	77.32	37.15
5666.000		26.37	56.16	1,:0	79.51	26.54
5720.000	1.03	25.72	37.97	1.23	77.64	19.63
5780.000	: .85	24.87	31.56	1.26	73.64	18 87
5848.888	.07	23.63	29 65	1 . 4	76 97	· 10.01
5900 000	01	22.21	27 29	1 137		59+01 30 54
500.000 5028 888	00	24 44	21.00	1	01.13 77 00	20.74
1200.000	1 0		40.17 20.07	1	11.80	24.02
NO20.000	1 4	20.18	23.90	1,68	.6.89	28.19
N880.000 ·	.,15	19.65	23.04	1,:8	75.70	21.77
614ម.ប្បូប		19.66	23.16	1,24	80.93	19.52
6200.000	17	19.82	21.92	1.1	78.39	25.96
6268.000	1,20	20.12	20.89	1.87	74.13	29.54
6320.000	1.20	20.44	20.76	1.:2	78.89	25.03
6380.000	:,19	20.78	21.24	1,86	77.59	31.16
6,440.000	19	21.31	21.41	1,:0	72.72	26.51
⊾588.008	:,20	22.38	21.02	1.:3	73.28	24.14
√560.000	: .17	23.05	21.89	1.16	76.05	22.50
5620.000	:,12	23.35	24.63	1.20	91.58	20.74
6680.000	1 1	24.50	25.47	1. 6	75.81	00 50
6749.000	1.07	24.31	29.85	1.1	78 89	70 Q2
6800 000	1.02	24.11 :	38.34	1 26.	73 76	19 90
6860.000	05	23.42	32 97	1 25	76 75	12 20
6928.888	. 10	23 51	76 56	1 73	72 54	10.02
	19	22 44	21 28	4 17	10.01	11.02
7949 999	<u>.</u> .	20.77 00 77	10 10	4. 122 f 4. 45 E	, 82.33 70.05	18.4.
1070.000		50 arr 54 .44	12,10	1,27	77.80	19.03
1100.000		24.41 35 40	17.39	1	11.14 	24.0,
7100.000		20.40	10.72	1.0	14.56	17.72
7220.000		20.04	14.41	1.41	77.81	15.33
,280.000		27.65	13.17	1,34	79.24	16.72
7340.000		28.60	12.63	1,46	71.45	14.64
7400.000	1,65	29.46	12.22	· 1,42	91.33	15.13
7460.000	1.71	30.47 :	11.66	1:.7	74.87	· 22.03
7520.000	1.76	32.27 (	11.20	1,39	75.90	15.79
'7580.000	:76	34.16 ;	11.18	1.29	76.12	18.05
'7640.999	1.72	36.90	11.56	1,55	91.00	13.29
7700.000	1.69	40.08	11.81	2,44	78.46	7.56
7760,000	1.69	41.05	11.85	2;92	70.99	6.20
-7820.000	1.66	40.12	12.06	2,60	77.11	7.03
7880.000	1.56	38.53	13.18	- 1.02	80.56	19.77
7940,000	:.45	37.35	14.67	1.25	25.20	19.16
800.000		36.88	15.22	1,49	82.12	27 72
PEF PLANE F	::T (:M):	INPUT=	.AA TPON-		007907-	-: •: - 66
HPAIL + 1) =	4		.go osnue	.00	- i o i i o i	.00



.

.

TS 0 13 1EP 82 15:05:28 Switch Matpin Poc Model Testing GPM4 G14001 7718778 0 REFERENCE LWD NOTEBOOK 386-2 P43 13,2 NH NAI212::41

두문	E0-MHC	A CHUR	LOJC-DB	PTH LOCE	VEUR	LOCC-DB	RTH LODD
		FORVARD	FORNAPD	FORMAPD	REVERSE	REVEPIE	REVERJE
500	0.000	11	26.61	25.50	1.84	80.83	33.31
586	9.009	ii	26.83	25.65	1,64	86.68	33.38
512	0.000	: .08	27.26	28.22	1,96	79.55	31.39
518	8.898	:06	27,90	30.27	1.:0	77.52	26.23
524	0.000	1.07	28.32	29.69	1.:6	83.91	22.72
530	9.999	: .98	28.80	28.11	1,15	78.72	22.35
536	0.000	10	29:10	26.65	1.07	72.73	10 PC
542	0.000	1,09	28.94	27.27	1.48	91 66	20 50
548	ย.ออด	1.97	28.70	29.79	1.15	75.55	20.07 23 1d
554	0.000	96	28.30	30.72	1.13	71 59	24 25
560	0.000	06	27.69	30.92	1.65	74.86	22 14
566	0.000		27.05	32.71	.1.87	77.11	20.17
57.21	0.000	.03	26.30	37.12	1 68	75 37	20 22
578	ค.คคค		25.49	37.56	1 63	74 91	26.20
5841	0.000	: .05	24 4A	32.93	1.88	82.24	97 95
	0.000		23.34	29.07	1 28	02 87 92 87	10 00
596	ំ.១១១ ព.១១១	. 11	20.30	25 61	1 49		10.07
6.6.21	0.000 0.000	· 15	24 77	20.01 20 qq	1 . 1	00.01 00	14.27
 	0.000 8.888	1.18	20 63	24.20 21 19	1 20	73 00	14.71
الك 1 تو	0.000 8.888	1.20	20.00	20 84	1 . 20	14.00 70 07	20.71
	9.000 8 888	· 24	20.00	19 27	1 00	10.U( 08.U2	21.37
6 2 6 1	a aaa	· · · · · · · · · · · · · · · · · · ·	21 28	18 24	1 137	00.70	20.00
6.321	0.000 0.000	.,20	21 85	18 17	1 2	00.1 <u>2</u> 77 80	27,08 94 20
. 39I	0.000 0.000		22 20	10.11	· · · · · · · · · · · · · · · · · · ·	11.10	24.87
000. 0111	0.000 0 000		22.40	10.01	1 · · · · · · · · · · · · · · · · · · ·	70.96	ನನ.ನನ ೨೨ ೧೫
450) 450)	0.000 8 888		72 89	10.04	10	77 00	11.86 34 00
0000 4541	0.000 6 888		23.45	10.74	1.20	16.02 76.07	21.02
1.00 4.40	0.000 6 888	• • • • • •	20.70 22 al	12.70	1.1	17.71	20.38
	8.888 8.888	12	22.48	24 98	1 4	70.12	23.70 76 01
674(	0.000 6 666		24 12	27.00 29 25	1	14.37	20.84
6800	0,000 6 888	 . 01	24 19	23.16	1 47	04.44 70 04	27.03
	8.888		24.35	28 24	1 1 1 1	14.01	27.22 93 84
1.970	5.000 5.000	: 15	24 10	23 35	4 . 7	16160	20.01
	a.aaa	23	24.24	19 67	1 20	10.10 77 75	22.20
7640	3.8888 3.8888	1.31	24.45	17.44	1 . 8	11 1 1 4 01 97	20.02 01 EA
7160	3.666		24.89	15 98	1 0.1	-7 00	21.JU 93.03
7161	a.000		25.49	14.58	1 . 4	72.19	
7.2.21	3.000	:.53	26.00	13.53	1 E	28 87	20.00 20 75
7280	3.888	- 1.62	26.66	12.55	1.6	76.13	22.00
7340	7.666		27.46	12.13	1, 29	71 89	17 05
7490	3.666		28.32	11.87	1 . 9	77 34	21 1.1
7460	3.889 3.888	:.73	29.56	11.43	1 13	91 94 ·	-1,14 10 71
7520	3.000	:.78	31,35	11 GL	1.40	29.20 29.24	エン・(エ 1つ マご
7580	3 888		32.80	11 84	1 51	71 22	12.70
	3 000 3 000		31.70	11 19	1 40	(4.43) 79 01	13.84
7780	3 000	69	37.00	11 77	2 21	07 00	13.03
7760	3 888 3 888		37 87	11 70	2,21 3,71 <sup>m</sup>	$\begin{array}{c} 0 ( \cdot 0 7 \\ 7 9 9 9 9 \end{array}$	0.40 / 01
	3.888		37 51	11 99	ション・ション つ ビ.1	(3.34 08 77	5.31 2 00
7020	 . 686 *		26 FR -	12 0.1	2:05 *** 4 AZ*	· 70 AE.	0.74 10 10
rout	 1 888	· · ·	25 0A	10.04 11 12	1 00	17.JJ 74 55	18.43
100	1.880		25, 12	15 88	1.00		11.JU .JC .JU
	PIQUE	FUT LMD +	THPHT-	10,00 88 TOAN		17.37 AUTOUT	11.02
1. E I 11 P O 1		4	Q   =	.co iran	, <u>L</u> L	00170)=	* O D
	· · · · · · · ·	•					

-





13 SEP 82 15:42:41

GPM4 G14001 77:8778 0 ...3 SEP UNITCH MATP::: POC MODEL TEITING REFERENCE LAD NOTEBOOK 386-2 P43 14,1 WH MAI214::41

.

FPE0-MHZ	A :Nb	LOCE-DB	RIN LOSS	V S Ø R	LOSC-DB	RTH LOCC
	FORMARD	FORMAPD	FORMAPD	REVERCE	REVEPCE	REVERCE
<b>~000.000</b>	19	26.17	26.84	1.43	81.09	35.96
5060.000	:,12	26.12	24.68	1.48	82.86	28.64
5120.000	.,18	26.13	21.64	1,:3	85.12	24.08
5180.000		26.39	20.80	1.15	81.38	23.24
5240.0001	:25	26.70	19.11	1.49	76.54	26.97
5300.000	1.26	26.97	18.91	1,46	76.12	30.80
5360.000	:	27.16	18.86	1.0	74.50	26.63
5420.000	:	27.17	17.63	1.10	85.45	26.51
5480.000	:,32	26.97	17.22	1.97	78.93	29.89
5540.000	: .31	26.64	17.37	1,96	73.99	-30.6i
5600.000	31	26.19	17.48	1,93	79.22	38.12
5660.000	:,31	25.66	17.35	1,10	89.54	26.57
5720.000	·.32	25.18	17.15	1.23	77.56	19.72
5780.000	:,33	24.53	16.99	1,25	74.89	18.99
5840.900	: .31	23.89	17.41	1 .:3	75.41	23.99
5980.000	:,29	23.13	17.87	1.88	79.64	28.53
5960.000		22.36	18.58	1.:4	80.66	23.69
6020.000		21.53	19.02	1,88	74.13	28.60
6080.000	:.22	20.83	20.07	1 . 1 7	77.13	21.99
6140.000	: .17	20.42	21.89	1,24	76.81	19.45
6200.000	:,12	20.11	24.79	1.1	75.61	25.37
6260.000	:08	20.16	28.35	1,66	81.34	30.73
6320.000	:,98	20.55	28.79	1 1	81.60	25.53
6380.000	10	21.09	26.57	11,07	81.84	29.80
6440.000	1 4	21.84	23.62	1.10	76.10	26.74
6500.000	16	22.84	22.37	1.:2	76.50	24.64
6568.888	19	23.27	21.21	1.17	79,99	22.31
⊳620.000	:.22	23.15	20.00	1.21	77.44	20.47
t.688.000	:,23	24.38	19.79	1,16	76.65	22.59
6740.000	:,23	24.07	19.71	1 ,:3	78.02	24.25
£800.000	:,21	23.53	20.54	1,26	. 71.11	18.73
⊾868.000	:,19	22.72	21.05	1,35	76.72	16.50
6920.000	: .15	22.72	, 23.30	1,30	73.76	17.68
6980.000	: .13	22.56	24.46	1.26	83.53	18.64
7040.000	: .12	22.64	24.87	1,25	82.92	18.93
7100.000	: .14	22.98	23.67	1,:4	72.15	23.88
7160.000	:20	23.43	20.64	1,29	70.61	17,86
7220.000	:,29	24.25	18.02	1 . + 1	77.78	15.36
7280.000	:37	24.98	16.09	1.35	80.94	16.64
7340.000	: .43	25.91	14.97	1,46	74.54	14.59
7400.000	: .52	26.95	13.73	1,42	86.21	15.18
-7460.000	1.62	28.27	12.55	1,17	77.90	22.05
7520.000	:,68	30.15	11.93	1,39	73.74	15.76
7580.000	1.78	31.93	11.76	1,29	72.52	, 18,83,
7640.000	1.68	34.40	11.87	1,55	78.01	13.32
7709.000	: .71	37.36	11.65	2.44	88.20	7.57
7760.000	1.171	38.81	11.60	2.91	75.69	6.22
-7820.000	:.69	38.87	11.86	2.60	82.05	7.05
7810.100	-1 -1 -	33,13	12.62	17821	70.39	10.74
7940.600	J4 	38.26	13.50	1.25	72.44	, 19.12
:)000.000	. 56	38.68	13.23	1.49	74.59	27.55
PEF PLAHE	ENT UM :	IHPUT=	.00 TRAN	= .00	OUTPUT=	.88

MPAIL(1) = 4





FREQUENCY (MHC)

13 3EP 82 15:40:46

MPM4 G14001 7/18/78 0 .3 3EP SWITCH MATRIX POC MODEL TECTING REFERENCE LAD NOTEBOOK 386-2 P43 14,2 UN NA3215::41

FPE0-MHZ	A N N N	LOCC-DB	ETH LOIS	立ち込む	LOCG-DB	RTH LOSS
•	FORWARD	FOPMAPD	FOPWAPD	REVERSE	REVERSE	REVERSE
5000.000	1.07	26.26	29.77	1,04	83.52	33.62
5960.000	09	26.48	27.38	1.44	84.61	33.71
5120.000	1 4	26.95	23.65	1,46	83.50	31.34
5180.000	<b>16</b>	27.37	22.61	1.10	78.09	26.13
5240.000	1.20	27.83	20.95	1.16	76.63	. 22.71
5300.000	:.20	28.36	20.77	1.15	76.77	23.38
5360.000	:.20	28.79	20.72	1.07	74.23	29.49
5420.000	:.25	28.90	19.19	1.88	81.02	38.54
5489.998	:.26	29.09	18.64	1.15	78.77	22.97
5540.000		29.84	18.85	1.13	73.48	24 15
5600 000		28.57	19.04	1 45	82.26	21 74
5660.000		28.92	18.66	1.07	76.24	22 29
5720 000	20	27.25	18.30	1 88	77 41	20.07
NI 20.000 E700 000		26 37	18 17	1 190	75 20	21.00 95 93
1100,000	20	20.01	10 50	1,00	7J.00 75 .00	
7840.000 Tooo ooo		23.30	10.07	1.00	70.03	21.71 10 00
5900.000		24.48	17.08	1,29	92.83	18.00
5960.000	1.23	23.57	19.62	1,48	.4.01	14.21
6828.888	123	22.58	19.86	1.44	73.85	14.82
6080.000	:,20	21.51	20.88	1,20	73.54	20.89
6140.000	: ,15	. 20.76	22.98	1.:8	82.90	21.88
⊾200.000	1 1	20.28	25.38	1,23	74,91	19.83
w260.000		20.08	28.39	1,48	83.24	27.95
6320.000	1.05	20.26	31.99	1,1	84.12	25.34
n380.000	:,02	20.75	38.30	17	76.85	22.24
6440.000	1.06	21.44	31.37	1.16	81.61	22.36
6500.000	:,98	22.39	28.20	1,20	83.19	20.90
6560.000	:10	23.00	26.18	1,21	78.79	20.61
6620.000	:,13	23.33	24.47	• 1,:3	75.02	24.02
N680.000	, :.15	23.51	23.08	1,09	74.09	27.48
6740.000	1.16	23.38	22.48	1.07	73.89	29.72
⊾888.888	15	23.22	23.01	1.48	73.22	28.48
K860.000	1.15	23.28	22.89	1 .: 1	72.51	25.89
6920.000	: ,15	23.03	22.96	1.:6	74.73	22.56
6980.000	:17	23.15	22.10	1.22	80.55	20.16
7040.000	:,19	23.26	21.28	1.18	89.68	21.48
7100.000	: .22	23.49	20.24	1.94	77.40	33.92
7160.000		23.80	18.56	1.4	74.09.	23.95
7220.000		24.12	17.04.	1.16	78.84	22.76
7286.668	:.39	24.90	15.73	1.16	76 81	00 77
7210 000	. 43	26.00	14 97	1 29	76 74	17 92
7488 888	5.50	20.00	12 96	1 . 9	00 10	11.20
7460.000	-···· 50	29 89	10 00	1	00.10	40 77
1700.000 7530 000		21 25	10 0.1	1,20	00.0J 73 34	12-14
1 JEV.000 7500 000		22.EJ	12.24	1,00	10.01	14.03
1000.000	· 25	26.02	12.07			13.042
7040.000	 	34.(1 33 00	12.10	1,40	13.39	10.64
1100.000 7728 888		00,70 90 94	11.00	2.21 A AT	84.33	8.47 / AP
1700.000		38.21 20 cc	11.80	2.87	(4.39	6.32 Contenent
7820.000	· • • • •	38.32	11.99	2.54	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~; <b>∍</b> ≈6.92~
1830-833	1.50	37.89	1.4.79	1,86	83.48	10,43
7340.080		37.71	13.60	1.30	76.18	17.59
		37.33	13.26	1.10	79.64	26,16
FEF FLAHE	EXTIMU:	14501=	.UO TPAN	= .00	UUTPUT=	.00

NPAIL( 1)= 4

-

.

.

.





13 3EP 82 15:54:05

GPM4 G14001 7/18/78 0

IWITCH MATEIN POC MODEL TEITING Reference LWD Notebook 386-2 P43 16,1 NN NAC217::41

•

ORIGINAL PAGE IG OF POOR QUALITY

FPE0-MHZ	V ^N₽	ЦОСС-ДВ	RTH LOCS	A C III K	LOIS-DB	RIN LOSS
	FOPMARD	FORWARD	FOPWAPB	REVERSE	REVERSE	REVERSE
5000.000	.,10	27.19	26.17	1,43	88.95	35.68
5060.000	07	26.63	29.66	1,08	80.02	28.62
5120.000	99	26.43	66.70	1.3	77.57	24.20
5180.000	1,03	26.52	35.45	1.15	88.76	23.33
5249.000	••98	26.72	28.54	1.10	82.25	26.80
5300.000	09	26.92	27.57	1,06	77.60	30.53
5369.999	ំ ពីម	27.08	27.20	1.10	74.73	26.79
5420.000	14	27.07	23.78	1.10	83.12	26.68
5480.000	: 16	27.96	22.63	1.07	83.14	29.87
5540.000	1.1.6	26.84	22.83	1.96	72.35	30.25
5600.000	.15	26.59	23.11	1.03	74.48	37.48
5660.000	17	26.25	21.93	1.:0	85.19	26.50
5726 888	. 19	25.83	21.18	1.23	79.97	19.63
5728 888	. 19	25.32	21.11	1.26	73.74	18.89
50.10 000 50.10 000	19	DJ 71	21.28	1.1	79.30	23.81
5040.000 5088 888	. 19	22 98	21.43	1.08	88.94	28.55
		23.09	21,29	1.4	79.66	23.79
,200.000 .000		22.02 22 1Q	21.27	1.48	78.24	28.39
		31 <u>1</u> 1		1 .8	78 53	21 22
NUCU.UUU 2110 000	• 1.1	20 70	22 <u>2</u> 4	1 74	76 28	19 40
N140.000 J900 000	1 4	20.10	23 E2	4 • 5	74 97	75 52
N200.000 2020 000	1 9	10.05	22.01 77 99	1 10 4	79.91	20.22
N200.000 N200.000	1 0	10 01	22.00 22.02	1.00	72 00	20.23 25 12
h320.000 	1 1	17.71 DG DJ	20.02 30 52	1 62	10.07 70.11	23.10
1,300.900 	UO · GO	20.20 20 00	10.JO 20 53	1.00	76.49	30.30 96 20
5440.000 	.,UO · 00	20.70	20:02	10	10.72	20.00
7700.000 .e.o 000		21.12	20.(4 21 45	4 · · 4	00.00 70 60	24.21
8060.000 	.,80	22.00 37 80	21.40 20 53	10	(2.00 70 50	22.41
8620.000 	.,UC · 00	44.00 22.07	20.JJ 23.JE	1, <u>-</u> 1	77.JU 75 56	20.01
6680.000 /T/0 600		20.U( 20 70	00.20 95 70	4	1	55.51 53.55
0, 40.000	, .,U) AF	20.10	33.;0 34.00	1 3	07.70 70 11	10 03
N809.000		20.00	01.70 03 07	1,40,4	10.14 74 34	10.75
N860.990		23.14	20.21 34.45	10	(1.31 75 70	10,41
N920.000	1 3	23.20 70 75	24.10	1,11	77.73	1:42
N980.000	1 7	22,10	21.14 10 07	1,20	10.71	10.10
7040.000	24	22.20 01 71	17.35	1.20	18.37	19.13
.166.000		21.1	11.00		(4.34	23.33
7160.000		21.40	10.00	1.27	00.02 Ti	11.24
7220.000		21,76	10.37	1,40	14.61	10.01
.280.000		22.47	14.73	1,10	18.41	10.41
7340.000		23.40	14.49	1 .47	10.87	14.43
7400.000	1.50	24.57	13.98	1,42	18.48	15.20
7469.000	:,54	25.08	13.40	1.17	16.13	22.19
7520.000	55	28.03	13.28	1.40	10.45	15.56
7580.000	1,52	29.86	13.65	1,29	70.07	17.95
7640.000	. 49	32.93	14.17	1,55	14.50	13.28
7700.000	48	34.89	14.33	2.46	78.74	
7760.000	. 45	36.29	14.76	2.94	69.49	6.16
~7820.000	°. 40	36.08	15.57	2.61	86.06	7.01
7880.000	32	35.13	17.11	1,02	86.46	10.74
7940.000		34.67	18.84	1,25	78,10	19.20
:)900.090		34.59	18.79	1,49	72.72	21.69
REF PLAHE	ENT CM .:	INPUT=	.00 TRAH=	00	OUTPUT=	.68
HPAIL( 1)=	4				-	



13 СЕР 82 15:5м:27

.

-

GPM4 G14001 7718778 0 BWITCH MATRIN POC MODEL TESTING PEFEPENCE LAD NOTEBOOK 386-2 P43 16,2 ON NAS216::41

FРЕû∽МӉЗ	A G C A	LOII-DB	MIN LODS	A 2 M B	LOSC-DB	RTH LOCC
	FORMAPD	FOPWAPD	FORWARD	REVERSE	REVERSE	PEVEPIE
5000.000	:,13	25.87	25.22	1,64	77.80	33.55
5060.000	:,98	25.76	28.13	1,64	83.35	33.62
5120.000	1.03	26.13	37.77	1.06	81.75	31.45
5180.000	:03	26.46	35.58	1.:0	83.28	26.17
5240.000	:.05	27.15	31.66	1,16	78.09	22.73
5300.000	1.06	27.79	31.09	1.15	75.85	23.37
5360.000	:,86	28.35	30.87	1,07	75.10	29,44
5420.000	• : ,10	28.70	26.36	1,48	95.72	28.53
5486.000	:,12	28.82	24.84	1.:5	77.11	22,99
5540.000	:,13	28.71	24.72	1 .: 3	74.00	24.21
5600.000	:13	28.46	24.68	1,05	75.55	31.79
5660.000	1,15	28.11	22.99	1,07	76.03	28.88
5720.000	: ,17	27.55	21.99	1,68	79.33	27.81
5780.000	:,18	26.88	21.67	1,03	76.79	35.52
5840.000	:.19	26.14	21.39	1,118	81.66	27.83
5900.000	1.19	25.42	21.30	1.29	86.18	17.99
5966.000	.20	24.70	20.86	1.48	81.46	14.22
NO20.000	: .21	23.71	20.61	1.44	75.98	14.89
.080.000	: 19	22.48	21.12	1.20	77.45	20.90
6149.009	. 17	21.63	22.02	1.:8	73.10	21.74
6200.000	: .18	21.03	21.51	1.22	73.44	19,94
6269.000	. 19	28.68	21.44	1.48	75.19	28 41
6329.999	1.15	28.75	22.63	1.12	90.83	25 61
N380.000	. 1 3	20.90	24.25	1.17	79.84	20.01 20.01
5440.000	.13	21.49	25.07	1.16	76 62	22.20 22 29
8500.000	· . 1 1	22.27	25.66	1.29	71 19	20.00
6569.999	: .08	23.04	27.95	1.21	25.28	20.00
6629.999		23.65	33.73	1.1	20.43	20.01 20.01
6688.000	:.02	24.05	40.78	1.89	25.50 75.50	27.28
6740.000	:.03	24.12	35.64	1.86	85.83	30.34
6800.000	. 07	24.18	28.86	1.97	69.78	29.17
6868.000	: ,13	24.11	24.46	1.1	73.89	25.47
6928.888	: .18	23.70	21.63	1.17	78.84	22.26
6986.098	: .24	23.40	19.46	1.01	80.99	20.31
7040.000	: .28	23.04	18.11	1.18	78.97	21.83
7100.000	.33	22.96	16.98	1.83	73.62	35.33
7160.000	: ,39	23.11	15.79	1.13	69.45	24.33
7229.900	. 44	. 23.19	14.89	1.15	78.83	23.08
7280.000	. 47	23.93	14.36	16	77.77	22.46
7349.000	: .48	25.02	14.25	1.29	72.64	17.89
7480.000	: .51	26.14	13.82	1.19	84.22	21.28
7460.000	: 55.	27.70	13.29	1.23	78.48	19.59
7520.000	: .56	29.46	13.18	1.66	72.96	12.71
7589.000	· .53	30.81	13.56	1.51	70.80	13.83
7640.000	: 49	32.18	14.06	1.40	77.49	15.63
7789.000	49	34.35	14.17	2,22	86.67	9.44
7760,000		35.79	14.53	2.08	74.53	6.29
7820 000	. 42	36.13	15.24	2.64	74 94	6.92
7886,000		36.31	16.61	1.94	79.68	10 45
7948,808		36.48	18.16	1.20	75.14	17.59
0000.000	:.28	36.53	18.08	1.5	78.88	26.86
PEF PLAME	ENTIGMUE	IHPUT=	.00 TPAN=	: ,98	0UTPUT=	.00
· · · · · · · · · · · · · · · · · · ·						

₩PAIL( 1)= 4

•

-





FREMHENCY (MHZ)

GPM4 614001 7.18/78 0

.

SWITCH MATREX POC MODEL TESTING PEFEPENCE LHD NOTEBOOK 386-2 P43 17,1 UN NAS218::41

FREQ-MHZ	A N b	LOCI-DB	PTN LO32	V 5 0 F:	LOSS-DB	RTN LOSG
	FOPHARD	FOPWARD	FORMARD	REVERSE	REVERSE	PEVERSE
5000.000	1.27	25.54	18.44`	1.43	85.41	35.98
5060.000	:21	25.55	20.60	1.08	84.84	28.63
5120.000	:,13	25.79	24.24	1.13	94.12	24.10
5180.000		26.18	25.85	1.15	85.50	23.22
5240.000	: . 11	26.57	25.47	10	86.51	26,85
5366.000	:,11	27.04	25.81	1.46	77.97	30.67
5369.999	10	27.43	26.10	1.10	75.79	26.70
5420.000	.14	27.74	23.68	1.10	81.70	26.63
5486.000	. 17	27.81	22.07	1,96	80.63	30.15
5540.000	1.18	27.75	21.69	1,96	71.25	30.55
5666.669	:.19	27.61	21.40	1.03	76.58	37.68
5660.000	.23	27.33	19.74	1.:0	85.34	26.75
5720.000		26.82	18.74	1.23	79.90	19.76
5780.000		26.11	18.34	1.26	74.02	18.93
5940 000	20	25.16	17.68	1.14	77.66	23.61
7079.000 7900 600		24.24	17.30	1.47	81.26	28.91
5960.000	1.34	23.24	16.79	1.13	79.15	24.05
.070 888		22.33	16.50	1.49	75.30	27.77
	00	21.66	16.75	1.7	75.67	21.91
.110 000	: .33	21.03	17.09	1.23	74 91	19.66
N140.000		28.77	16.87	1.1	77 19	25.71
N260.000 N260 888	:.32	20.88	17.25	1.66	77.32	30.25
		20.00	18.64	1.1	80.20	25 70
		21.98	19.92	- 1.07	82.61	29 68
0000.000 6330 000		22.66	20.72	1.10	28.84	94 40 94 40
.588 888		23.54	22,39	1.12	75.36	20.02
K560.000	. 12	24.00	34.85	1.17	86.88	22.22
2620.000	1 1	24.31	25.67	1.21	76.93	28.43
6686.666		24.26	22.97	1.16	74.35	22.64
6740.000	:.19	24.90	21.29	13	80.75	24.15
6800.000		24.30	19.10	1.26	74.89	18.79
6860.000	:.32	23.65	17.09	1.35	74.55	16.58
6920.000		23.85	15.82	1.00	73.56	17.61
6980.000	:,48	23.41	14.33	1.27	73.66	18.59
7049.009	:,54	23.29	13.48	1.25	79.02	19.15
7169.009	:.59	23.46	12.90	14	75.24	23:60
7160.000		24.02	12.29	1.29	68.44	17.89
7220.000	:,68	25.21	11.94	1.40	73.83	15,52
7280.000	:71	26.43	11.60	1.15	77.16	16,55
7240.000	:.70	27.91	11.77	1.47	72.53	14.48
7400.000	1,67	29.31	11.99	1,42	86.44	15.19
7469.000	1,66	30.69	12.09	1.17	79.37	22.22
7520.000	:.63	32.26	12.45	1.40	73.86	15.58
7580.000	1.54	33.54	13.44	1.29	73.50	17.98,
7640.000	:44	35.44	14.80	1.55	82.31	13.30
7700.000	:38	38.00	16.00	2,45	88.38	7.52
7760.000	1,32	39.17	17.16	2,93	76.74	6.18
7820.000	:29	39.06	17.98	2.60	94.57	7.03
7889.000	:25	38.22	19.11	11,02	75.47	. 10.75 `
7940.000	1.24	37.71	19.28	1.25	76.73	19.18
#889.888	1,29	37.61	18.07	1.49	78.22	27.73
PEF PLANE	ENTIOMU:	IHPUT=	.00 TRAN=	08	OUTPUT=	.89
NPAIL( 1)=	<del>_ </del>					~
			138		-	P.S





FREMUENCY (MHC)

139

GPM4 G14801 7/18.78 0 ...3 JEP 82 16:01:02 INITCH MATRIX POC MODEL TEITING REFERENCE LAD NOTEBOOK 386-2 P43 17,2 UN NAC219::41

FPE0-MHC	V DUR	LOCC-DB	RTH LOSS	V C DI FI	LOSI-DB	RTH LODI
	FORUARD	FORMARD	FOPWARD	REVENIE	PEVEPSE	REVEPIE
5666.666	31	23.60	17.38	i2	81.49	24.64
5040 000	. 25	33.62	18.83 ,	1.12	79.35	24.91
5120.000	· 19	23.92	21.67	1.23	78.84	24.05
CILO.000		24 22	03 Z0	1 . 5	81 B6	
DI00.000	• • • •	24:02	 	1 . 2	02.50	24 49
~240.000	1 1	23.13 of 00	20.20 20 40	1 4 6 6	76 77	24.40 00 0,
5388.000		25.90	27.40	1,100	1941) 76 04	्ट.84 २४ ४२
5360.099	. 84	26.48	33.37	1,04	10.24	34.12
5420.000	:,09	26.85	26.98	1,85	83.23	33.13
5480.000	14	27.25	23.70	1,45	76.24	32.15
5540.000	: .17	27.42	22.27	1.12	71.73	24.83
5600.000	:,19	27.32	21.19	1.14	72.10	23.73
5660.000	:25	27.04	18.94	1,48	79.11	28.77
5720.000	30	26.69	17.76	1,81	75.78	•45.08
5788.899	:.32	26.03	17.28	1.88	78.02	28.53
5848.889		25.23	16.55	1.15	75.16	23.01
5988 888		24.41	16.88	1.26	82.64	18.84
5000.000 5020 000	 	22 de	15.52	1.33	77.51	16.93
		20.40	15 25	1 20	76 96	17 90
N920.000		24.72	15.10	4 . 2	70 07	1,.00 00 02
6080.000	.,40	21.03	10.42	1	00.00	20.20
5140.000		20.84	10.(0	1.80	80.20 77 66	40.47
A200.000	. 40	20.62	15.63	1.15	77.88	22.94
6260.000	:,37	20.67	16.08	1.0	77.42	26.67
6320.000	:31	21.17	17.50	1,42	82.90	42.96
6380.000	:.25	21.75	19.03	1,88	82.41	28.58
6440.000	:,21	22.51	20.41	1.:0	90.45	26.82
6500.000	• ,16	23.40	22.60	1.:4	72.98	. 23 <b>.</b> 50
A569.000	:	24.00	26.99	1,21	82.36	20.34
6620.000	: .96	24.43	31.26	1,21	78.77	20.58
6680.000	:,10	24.41	26,19	1.:8	73.72	21.81
8740.000	: 17	24.52	22.08	1,13	78.81	24.25
6866.006	.25	24.23	19.18	1.1	78.57	25.60
2020.000 2020 000		23.83	16.80	1. 7	74.90	24.66
/000.000 /000.000		22.00	15 05	1 . 4	76 47	200 72 74
0720.000 2000 000		22.00	12.00	4 . 2	76 79	23.10
1,700.000 7040 000	 a		10.00	1 40	77 96	-T.T. 77 00
, 646.888		22.00	1	1,80	11.20	21.07 35 00
7100.000		23.20	12.11	11	80.11 20 12	20.72
7169.000	1.72	24.37	11.06	1,10	,58.46 To oo	23.20
7220.000		20.(2	11.29	1	10.88	_6.1
7280.000	78	21.61	11.07	1.13	73.18	24.16
7340.000	:	29.70	11.32	1.20	70.43	20.82
7400.000	:,71	31.33	11.60	1,69	. 80,19	27.68
7460.000	:,70	33.04	11.73	1.19	82.79	21.19
7520.000	1,66	34.76	12.15	1.44	73.27	14.85
7580.000	: .57	35.70	13.07	1,36	80.53	16.41
7640.000	: 47	36.74	14.42	1.26	79.26	18.78
7700.000	:	38.55	15.54	1.91	81.43	10.09
7760.000	: .35	39.42	16.58	2.54	72.51	7.24
7228 888		39 50	17.25	2 56	79 10	7.18
, ULU.UUU 7000 000		39.23	10 70	1 M.L	28.79	d da
1000.000	.,_~ · ~20	38 87	18 29	1 2 9	71 49	15 77
1748.888		20 101	1- 33	4 . 7	74 07	20.11
89999.999 NEC 51-00		JUICH Thoir	11:01 00 TOOU	1 · · · · · · · · · · · · · · · · · · ·	17301 AUTOUT-	41:77 60
REF FLAME	という シロシキ	10101=	.UU IMAN=	- ,ua	001601#	.បម
HPAIL: 1)=	÷					

-

-



## Original page 15 Of Poor Quality

GPM4 G14001 7.13.78 0 . . . .3 SEP 82 16:47:54 SWITCH MATRIX POC MODEL TESTING PEFERENCE LHD NOTEBOOK 38%-2 P43 18,1 WH NAS221::41

	FFEQ-MHZ	A. Mb	LOCE-DB	RTH LOSS	ABMB	LOCC-BB	8_H T013
		FORMARD	FORWARD	FORNARD	REVERSE	REVERSE	PEVERCE
	5000.000	07	25.46	29.66	1.83	88.50	36.12
	5060.000	1.05	24.44	32.06	1.88	101.28	28.62
	5120.000	.08	23.92	28.08	1,13	83.00	24.20
	5188.000	. 12	23.89	24.65	1.15	79.70	23.29
	5918 888	. 17	24.85	22.11	1.10	78.53	26.77
	 	·	२५ २१ २५ २१	20.93	1.86	75.64	30.28
	NJ00.000 NJ00.000		24 36	20.21	1.0	73 37	26.65
			23.50	18.50	1.10	79 60	20.02
	.1420.000 E100 000		5.1 E1	17 54	1 07	00 50	20.00
	1460.000 FF10 660		27.01	17 20	1 (377	79 11	30 0T
	0040.000 		24.37	17.10	1 13 3	76.17	27.21 07 17
			24.26 00 00	17 00	1.05	(J.7) 07 07	2(.44) AC AT
	5660.000	. 33	23.90	1,.08	1,.5	81.81	20.3. 
	5720.000	.,33	23.57	15.87	1.24	10.13	17.35
	5780.000	:	23.09	16.98	1.25	78.75	18.88
	5840.000		22.40	17.52	14	78.27	23.90
	5900.000	:, <u>2</u> 8	21.65	18.33	1.68	103.95	28.20
	5960.000	:,25	20.89	19.14	1.:4	82.29	23.73
	t.020.000	1,23	20.12 .	19.83	1,88	74.70	28.34
	n980.000	18	19.40	21.67	1.:8	76.52	21.72
	6140.000	: 12	19.00	25.19	1.24	73.87	19,43
	6200.000	09	18.77	27.41	1.1	79.73	25.81
	6260.000	:,08	18.91	28.71	1.07	85.01	29.45
	6320.000	. 86	19.37	38.53	1.12	77.97	25.20
	6389.000	:.10	19.91	26.43	1.06	84.32	30.59
	6440.000	. 16	20.54	22.51	11	74.90	25.83
	6500.000	1,19	21.47	21.05	1.13	72.04	24.48
	₩560.000	: .22	21.90	20.19	16	79.01	22.54
	<u>6620.000</u>	:,24	22.18	19.42	1,22	88.70	29.24
	K680.000	27	21.90	18.36	17	74.72	22.33
	6740.000	:,28	22.61	18.25	1.13	83.47	24.39
	w800.000	:,26	22.18	18.66	1.27	73.25	18.60
	6869.999	:,25	21.60	19.07	1.35	75.16	16.44
	6920.000	: .24	21.39	19.30	1.30	76.76	17.67
	6980.000	: .22	21.45	19.96	1.27	77.74	18.51
	7848.999	: .21	21.26	20.50	1.25	80.40	18.98
	7100.000	: .20	21.32	20.88	1.4	89.01	23.93
	7160.000	: 22	21.63	20.21	1:30	71.29	17.70
	7220.000	24	22.48	19.30	1.41	74.50	15.38
	7280,000	: .29	23.58	18.06	1.14	74.92	16.78
	7240.000	: .31	24.93	17.34	1.48	76.18	14.50
	7366 669	. 36	26.26	16.24	1.43	92.25	15.11
	7460.000	. 43	27.76	15.03	1.17	78.23	22.14
	7520 000	47	29.54	14.45	1.49	79.63	15.70
	7528.888	47	31.09	11.42	1.29	73.87	18.01
	1300.000	. 46	33.17	14 52	1.55	79.05	13 28
	7700 000	· 49	36.08	14 16	5 77	79 50	7 55
	7720 000		37.73	14.77	2.41	77 16	5 77
,	7970 000	· 44	38.04	. →┭•⊾। 14 Q4	2.59	77.45	7 04
,	1020.000 7990 000	• • • • • • •	97.55	· 16 11	1 02	180.43	18 75
	1000.000 70.10 000		37 20	17 54	1 45	75 09	19 11
			37.21	17,20	1,69	93.98	52 TS 7117
	0000.000 0000.000	FUTIONIE	INPUT=	.AA TRAN-		<u>ОШТРИТ=</u>	 _AA
	HPOT1 - 1)-			199 HKDB=	,		
		- •					

142





FREMUENCY (MHC)

## Original page 19 Of poor quality

13,3EP 82 16:04:22

÷

,

.

RPN4 G14001 7\*%8/78 0 ...3.3EP CWITCH MATRIX POC MODEL TEITING PEFEPENCE LWD NOTEBOOK 38%-2 P43 18.2 ON MAI220::41

.

FPEQ-MHI	立法証拠	LOCI-DB	RTH LOIS	УЗWR	LOCC-BB	RTH LOSS
	FORWARD	FOPWAPD	FORMARD	REVERSE	PEVER1E	REVEPSE
ភគគត.អគត	: .87	27.71	29.58	1.07	82.81	29.60
5060 808	ំ ផ្អ	28.10	33.21	1.117	82.62	29.88
-900.900 		28 61	30.88 -	1.48	82.02	38 34
-1120.000 -1120.000	00	20.01	20.00 26 d7	1 1	92.9 <u>2</u> 97 19	20.01
(180.000 mete 200		27.IV 00 00	-0.7, 34 49	4 . 7	74 47	
2248.000	·	27.20	24.10.	1	14.17	24.07
5388.888	15	29.52	22.87	1.89	. :7.81	25.92
5368.889	1.18	29.65	21.82	1,45	84.10	32.88
5420.000	:,23	29.35	19.86	1.44	80.19	34.87
5480.000	1,26	29.41	18.85	1.1	88.15	25.71
5540.000	.,26	29.10	18.69	1.13	69.64	24.33
5600.000	26	28.44	18.73	1.09	70.12	27.40
5660.000	29	27.92	18.01	1.04	78.62	33.18
5720.000	:,30	27.28	17.63	1,614	74.16	33.16
5788.000	:.30	26.34	17.68	1.45	76.40	32.60
5848.888		25.33	17.96	1.10	78.86	26.20
5988 888		24.25	18.41	1.25	74.91	18.97
5048 888	., . 04	23 25	18.66	1.40	86.81	15.52
/000.000		20,20	19 61	1 38	76 02	15 99
7020.000 		01 04	20 15	1 . 0	70.00	128.0 21 20
N080.999		21.04	20.10	1 0	05 01	21.00
N140.000	1 .	20.41	22.0J 00 E0	14		40.(4 00.04
6200.000	: ,15	20.18.	22.08	1.20	10.96	20.86
K260.090	·: 14	20.30	23.58	1,09	80.62	27.65
∴320 <b>.</b> 000	10	20.69	26.21	1.88	89.21	28.70
6380.000	: .09	21.26	27.50	1.13	100.21	24.40
<i>1.</i> 440.000	12	21.94	25.19	1.13	84.83	24.08
6500.000	14	22.87	23.96	1,18	78.60	21.55
⊾569.099	1,15	23.57	23.02	1.22	81.63	20.07
620.000	: .17	24.09	21.97	1.17	78.86	22.01
K680.000	21	24.37	20.63	1.12	77.19	24.81
6746.000		24.75	19.88	1,88	80.88	28.29
6866.696	:	24.69	19.82	1.87	78.99	29.34
6866.000	:.23	24.62	19.80	1.49	79.11	27.40
. 978 888	: 21	24.50	. 19.38	1 3	72.55	24.54
.000 000	· 25	24 G2	19 13	1 . 6	88 75	20 59
7010.000 7010 000	· · · · · ·	22 74	19 11	1 . 1	28 29	22.37
7040.000		22 59	19 09	1 97	91 00	29.00
1100.000		20.00	10.50	1 1 1 1 1 1 1	01.00 75 73	
1100.000			10.10	1 I 1 . D	10.00	20.40
7220.000		23.70	18.12	1,.0	10.(0	20.22
7280,000	.,31	24.(2	1:40	12	11.68	24.98
7340.000	:,32	20.94	17.14	1.23	r r . 4 .	19.16
7400.000	:.36	27.25	. 16.31	14	73.73	23.74
7460.000	:42	28.88	15.16	1.19	78.86	21.37
7520.000	÷.46	30.58	14.54	1.50	72.35	13.93
7580.000	1.46	31.66	. 14.53	1.44	73.88	.14.95
7640.000	:46	33.05	14.62	1.32	84.08	17.21
7700.000	:,48	35.07	14.23	2.05	85.32	9.27
7769.900	:,48	36.63	14.23	2.70	78.88	6.74
-7828.888	:,45	37.28	14.74	2.62	80.92	- 6.98
7880.000	:.38	37.45	15.91	1.90	82.66	10.15
7948.888	:.32	37.64	17.26	1.14	71.19	16.83
.:000.000	:.33	37 47	16.90	1.12	72.47	24.91
	 ЕЧТ СМ. •	THPHT-	.00 TRON-	 	AUTPUT=	 .ពិធី
I EF I LHHE	· · · · · · · · · · · · · · · · ·	ann with	100 HKMM4	00		

HPAIL(1) = 4



## ORIGINAL PAGE S

MPM4 614001 7x18178 0

13 GEP 82 16:11:23

PWITCH MATRIX POC MODEL TESTING REFEPENCE LAD NOTEBOOK 38%-2 P43 19,1 ON NAI222::41

FRE0-MHZ	V NP	LOCE-DB	PIN LOSS	A 3 M B	LOSS-DB	PTH LOCG
	FORMAPD	FOPWAPD	FORMAPD	PEVERCE	PEVEPCE	REVERIE
5099.000	.,09	24.17	27.09	1,03	81.94	36.22
5060.000	<b>11</b>	23.35	25.99	1.48	80.43	28.58
5120.000	1.15	23.00	23.30 -	1 .: 3	91.81	24.16
5189.000	: .17	22.96	22.28	1.15	75.03	23.27
5249.999	:.2A	23.12	20.76	1.:0	83.77	26.75
5300.000		23.54	20.61	1,06	75.57	30.26
5260.000		24.01	20.52	1.0	75.61	26.66
-000.000 5420 888		24.33	19.14	1.18	77.83	26.55
5486 666	28	24.65	18.18	1.07	77.96	29.66
5510 000		24.71	18.88	1.46	70.59	30,25
5288 888		24 65	18.09	1.63	77.09	38.03
1000.000 Riice Geo	· · · · · · · · · · · · · · · · · · ·	24.00	17.83	1.10	78 10	- 00.00 DE 40
1000.000 5730 000		24 10	12 73	1 23	72 27	.10 50
AT20.000		50 50 50 50	17 07	1 26	77 19	,10 07
7,00.000		10.00 00 00	17 45	1	75 20	10.01
J040.000 E000 000			17 9.1	1 40	76 74	
3799.000 5040 000		26.27 24 QT	10 5.1	1,80	10.17 70.11	20.01
0960.000 /000 000	<u>.</u> . 	21671 54.44	10.34	1	12:41	20.00 27 70
NU20.000		21.41	10,07	1.87	70.47 71.40	1Q
NU80.000	<u>.</u>	20.J.	20.07	1	14·박조 기준 문기	21.71
h140.000		. 17.60	22.04 De 1e	1.24	(J.J( 70.00	19.00
6200.000	.,11	19.08	20.40		13.38	20.03
6260.000		19.00	29.69	1,96	82.33	30.11
6320.000	, :,03	19.28	36.1.	1,12	91.40	25.16
6380.000		19.16	33.(3	1,95	90.44	30.07
6440.000		20.52	26.95	1.0	14.31	26.28
A509.009	1.13	21.57	24.36	1	78.84	24.18
6560.000	1,16	22.35	22.59	1.16	11.38	22.52
6620.000	1.19	22.83	21.34	1.21	85.64	20.43
6680.000	<u>2</u> 3	23.05	19.65	1 7	74.59	22.21
N740.000	<u></u> .	23.81	19.55	1,	85.85	24.34
₽,800.000	:,23	23.34	19.94	1.26	72.60	18.71
6868.000	:,21	22.31	20.27	1.36	76.64	16.35
H920.000	:,20	22.38	20.75	1.30	78.94	17.61
6980.000		21.96	21.07	1.26	79.08	18.70
7040.000	:,29	21.70	21.01	1,26	75.26	18.88
7109.000	:,21	2,1.66	20,45	1.14	79.23	23,76
7160.000	:,25	21.82	18.96	1,29	72.75	17.83
7220.000	1,30	22.64	17.60	1,41	79.05	15.39
7280.000	:.38	23.45	16.02	1.05	77.29	16.59
7340.000	:42	24.58	15.19	1,47	73.52	14.48
7400.000	:	25.80	14.30	1,42	76.97	15.14
7460.000	:55	27.18	13.28	1.17	79.62	22.22
7520.000	: .61	29.02	12.64	1.40	72.29	15.61
7588.000	1,62	30.69	12.54	1.29	71.96	17.97
7640.000	:.60	32.88	12.71	1,55	81.94	13.29
7700.000	1.,61	36.02	12.58	2,45	87.06	7.54
7760.000	1,62	37.83	12.47	2.92	75.31	6.19
•~7820.000	1:461	38.26	12.64	2.60	81.77	7.04
7880.000	· :,54	38.05	13.50	1,02 🕓	77.19	10.74
7940.000	:47	37.86	14.47	1,25	78.09	19.10
N000.000	:48	38.12	14.30	1.09	86.46	27.63
REF PLANE	EXT:(M):	INPUT=	.00 TRAN=	.00	OUTPUT≕	.98
HPAIL( 1):	<u>-</u> 나					





FPEWUENCY (MHC)

.

## ORIGINAL PAGE 1

GPM4 614001 7/18/78 0

REFERENCE LHB NOTEBOOK 386-2 P43

19,2 MN NAC223::41

		1290	Wh hhees			
FREQ-MHC	VOUR.	LOIS-DB	RTN LO33	VSWP	LO3S-DB	RTH LOSC
	FORMARD	FORMARD	FORMARD	REVERCE	REVERSE	REVERSE
5000.000	. 88	28.95	28.60	1,94	89.70	33.51
5060.000		29.39	27.20	1,94	80.80	33.37
5128 888	• 13	30.01	24.36	1.86	77.74	31.13
5128.000		28 51	23.35	1.9	76.55	26.08
1100.000		20.01	22.00	1 . 6	22 99	20.00
3240.000		20.20	21 95	1 . 5	79 67	22.10
7399.009 5000 000		31.3C 31.50	21 52	1 07	28 05	20.00
1360.000	10	31.30	21.00	1 89	07.63	20 50
5420.000		01.40 01.40	10.07	1.00	00.00	20.02 70 07
1480.000		31.42 31.87	19.12	1		23.02
540.000		31.U: 30 Ei	10 90	1,	10.11	24.13 24.23
5600.000	20	20.01	10.70	1,00	(T.UQ 00 .10	01.04 00 07
5660.000	1. 11 f	29.87	10.44	1.00	03.43 75 05	20.01
5720.000		29.04	17.90	1,98	13.93	21.73 77.04
5780.000	:.30	28.03	17.60	1,03	75.30	35.01
5840.000	:	26.90	17.88	1,98	10.19	27.87
5900.000	:,28	25.78	18.24	1:29	16.52	18.95
5960.000	.,26	24.63	18.64	1,48	81.21	14.24
6020.000	:	23.45	18.84	1,44	80.70	14.82
6080.000	:,23	22.48	19.82	1,20.	80.60	20.85
6149.000	:,18	21.96	21.76	1.:8	81.55	21.79
6200.000	14	21.88	23.87	1.22	74.57	19.98
H260.000	:.10	22.09	26.48	1.048	85.53	28.43
m320.000	:,06	22.61	30.32	1.:2	90.83	25.03
6380.000	1.01	23.25	47.37	17	86.34	22.35
6440.000	1.05	24.06	32.09	1.16	79.16	22.76
6500.000	:.08	25.28	27.80	1,20	79.53	20.78
6560.000	: ,11	26.22	25.40	1.21	77.38	20.39
6620.000	:,14	27.04	23.60	1 4		23.86
№680.890	:,18	27.58	21.85	1.69	76.43	27.55
6740.000		27.04	20.74	1.86	83.60	30.16
6800.000	1,21	26.70	20.57	1.08	72.92	28.48
×860.000	:,21	26.40	20.32	1.1	80.10	25.51
6920.000	:.23	25.78	19.68	1.:.6	75.07	22.63
6980.000	:,25	25.45	19.17	1.21	86.21	20.29
7040.000	:.25	25.24	18.97	1.18	78.44	21.48
7100.000	:,26	25.40	18.75	1.94	. 79.49	33.60
7160.000	:,29	25.98	18.04	1.4	68.92	23.86
7220.000	:,32	26.57	17.27	1.16	78.56	22.82
7280.000	:,37	27.58	16.19	1.16	77.26	22.82
7340.000	:40	28.89	15.61	1.29	73.80	17.85
7400.000	4 4	30.00	14.83	1.19	81.97	21.10
7460.000	- <u>5</u> 2 (	~31 <b>.</b> 28	13.76	• 1.23	92.75	19.77
7520.000	: .57	32.68	13.10	1,60	70.98	12.74
7580.000	<u>,</u> 1.58	33.75	12.93	1,51	76.25	13,83
7640.000	1.57	35.09	13.03	1.39	85.11	15.66
7700.000	:,60	37.35	12.76	2,21	83.23	8.48
7760.000		38.99	12.58	2.07	73.66	6.32
<b>\$7820:0</b> 00	-` 2.60	39.97	12.70	2.64	~73.10-	5.92
7859.000	: .54	40.54	13.18	1,96	84.11	10.41
7940.000	. , 47	41.12	14.39	1 31	75.63	17.47
0000.000	. 49	41.54	14.14	1 1	76.78	25.91
REF PLANE	EXT [GM]:	1HPUT=	.00 TPAN	= ,88	001PUT=	.បប

HPAIL(1) = 4





FPEMMENCY (MHC)

## Original page IS Of Poor Quality

GPM4 G14001 7/18/78 0

13 CEP 82 16:22:20

CMÍTCH MATRIX POC MODEL TEITING PEFEPENCE LAD NOTEBOOM 386-2 P43 1,1 W ON NAC224::41

FREQ-MHC	Λ.ΠΡ	LOSS-DB	RTH LOSS	Aて商長	LOIJ-DB	RTH LOCC
	ГОРИАРД	FORWAPD	FOPWAPD	REVERCE	PEVEPCE	REVERCE
5000.000		22.46	20.10	1.43	78.80	36.15
5969.999	20	21.47	20.74	1.47	92.83	28.88
5120.000	. 14	20.61	23.42	1.13	81.91	24.22
5188.000	: 10	20.07	26.85	1.15	75.20	23.31
5248.000	- 65	20.00	32.41	1,49	80.53	26.89
5288 888		19.95	39.18	1.06	75.57	30.25
500.000	CE : 06	19 86	38.68	1.8	75.08	26.53
1300.000 F190 000	.,ee . aq	19.00 20 17	27.15	1.9	81.10	26.47
.+20.000 E108 888		20.10	27 90	1.47	77 14	20.11
1400.000	.,eu . 10	20.70	22 02	1 07		20 02
1349.000		20.41	22.02	1 13 2	70 50	00.00 02 20
1688.888 7.10		20.47	20.00 02 11	1,03	13.JU 70 53	20.00 96 20
5660.000	1.11	20.24	20.11	1,0	(0.J0 01 E0	40.00
5720.000	06	19.30	31.20	1,43	81.09	19.81
5780.000	:,06	18.,6	30.05	1,20	, 5.21	19.06
5840.000	:,05	18.57	32.27	1,13	80.89	24.11
5900.000	:,08	17.85	28.75	1.07	83.53	29.07
5960.000	:,08	18.98	28.77	1,.3	75.14	24.09
6020.000	:.03	18.50	36.86	1.ស8	75.04	28.65
6080.000	1.18	15.36	21.49	1.18	77.94	21.80
s140.000	:.23	14.47	19.64	1,24	73.57	19.54
K200.000	:,12	14.64	25.24	1 1	82.45	26.00
6260.000	: .07	14.53	29.86	1,07	76.11	29124
6320.000	:,12	14.00	24.95	1.:2	78.57	24.97
K380.000	:.03	14.16	37.31	1,07	78.93	29.30
6440.000	25	• 14.51	19.12	1.:1	72.79	25.57
6500.000	:.35	. 14.11	16.46	1.13	71.82	24.11
6560.000	:,21	13.83	20.58	1.16	77.27	22.57
6620.000	` :,07	14.15	28.96	1.20	82.50	20.72
6689.000	:,19	14.13	21.18	15	84.79	22.89
6740.000	: .13	14.39	24.22	1,11	77.70	25.50
5200.000	:,26	14.92	18.84	1,25	72.55	19.19
6869.999	: .35	14.58	16.47	1.04	70.71	16.76
6929.000	: .23	13.83	19.71	1.29	73.76	17.99
6980.000	1.27	14.05	18.59	1.25	76.05	18.96
7848.988	. 31	14.31	17.56	1.25	73.21	19.03
7100.000	1.15	14.69	22.98	1.15	72.49	23.19
7160 000	.26	16.22	18.71	1.31	73.24	17.56
7228 888		17.99	16.09	1.42	85.98	15.25
7228 888		19.05	18.15	1.05	74.13	16.46
7248 888	., 33.	21 00	16 93	1.47	79.70	14.43
7400 000		22.00	16 25	1 43	74 31	15 64
1400.000	.,50	シン C1	16 19	1 .7	78 36	. 12.04
, +00.000 7500 000	.,20 5	5.1 00	10.76	1 00	77 67	15 27
, J_U.UUU 7800 000		27.00 72 27	14 14	1,02	70 05	17 99
1580.000	• 111 • 07	10.03 07 F1	10 20	1.47	10.00	12.48
1548.888		21.JI 00 40	2 99 10.30	1,14 0,14	01.74	10.4U 7 50
	2.85	36.48 20 12	0.33	2,44 5 M-5	0(.(0 75 42	1.JC 2 94
7760.000	4.11	38.17 95 (9	4.51.	2.74	73.40 77 00	0.21 7 00
-7820.000	4,88	33.10	4.50	2,M1	((.84 07 10	10100
.850.000	1.18 -	50,30 30 30	6.33 11 AF	1.U.J 4	01.499 73.45	10.00
1946.000		29.30	11.30	1,20	13.13 75 54	18.73 AF 18
		30.40 Tuput	11.41 66 TOOM	1,07	イビ・34 ヘリアロリア	21.40 00
REF PLANE	ビジョー ひいまし	TUR.04 =	.00 IKHN=	.00	001801=	.00
NPAIL( 1) =	牛					

.





FREQUENCY (MH2)

APM4 614001 7718478 0

13 SEP 82 16:27:31

EWITCH MATR ::: POC MODEL TESTING PEFEPENCE LHD HOTEBOOK 386-2 P43 5,1 W UN NA3225:::4:

FPE0-MHC	V → 10 B	LOCC-DB-	RTH LOCC	VC毎日	LOSS-DB	PTN LOCE
	FOPUARD	FOPMAPD	FORMAPD	PEVERCE	REVERSE	RÉVEPJE
5000.000	1.26	30.05	18.75	1,64	82.50	34.92
5060.000	.25	39.62	18.99	1.68	79.89`	28.23
5120 000	19	29.44	21.08	1.4	89.69	23.95
		70 dQ		1.5	81 61	2212
.1100.000 Foio	15		 	1 . 6	22.01	
7240.000	1 4		20.00 22.40	1 112	75 85	20.00 20.00
0388.899		47.00	20.40	1 .00	10.00	30.07
:360.000	.,13	30.02 00.02	24.31	10	19.11	20.41
1420.000	18	27.98	40.13	1.0	24.01	. 25.01 30 TA
5489.000		59.69	28.69	1,47	81	29.18
5540.000	· .09	29.19	27.56	1,96	14.31	30.31
5600.000	11	28.37	25.48	1,02	73.82	39.14
5660.000	. 17	27.89	22.02	1,19	77.27	26.19
5720.000	:,21	27.83	20.52	1,24	79.91	19.46
5780.000	. 24	27.30	19.55	1,26	74.99	18.81
5840.000	. 24	25.80	19.50	14	87.62	23.88
5900.000	:.20	23.79	20.86	1.#8	85.87	28.17
5960.000	:,15	22.40	22.96	1.:4	78.28	23.58
6020.000	. 12	20.91	25.27	1,09	76.36	27.79
6989.999	.97	19.53	29.91	1.19	71.57	21.42
140 000		18.20	29.54	1.745	74.55	19.14
	. 15	16.20	23.04	1.2	71.87	25 G.C
, 920 000 , 920 000		12 21	2010, 70 11	1 89	02 32	20.07 20 70
0200.000 0200 000	· · · · ·	15 57	19 22	1 9	-9 90 -9 90	20.18 24 55
	<u>.</u> .	1.1 59	19 16	1 06	00 02	24.72 26 AQ
		12 22	10 00	1 80	00.00	00.00 07 30
.440.000 .500 000		12 01	21.00 21.34	1 0	79 10	21:00
NJUU.UUU Keta 000		10.01	-1.7V 25 91	1	ra.io 00 JJ	20.11 20 7/
nuce.uuu	I I - OF	13 40	33 81	1 7	00.44 77 0.4	
NG20.000 ///00		10 70	ವರ.ಲಈ ಇನ ೧೭	10	11174	21.4)
5559.900 	10	12.10	20.00	1,	1 2 4 1	20.31 01 17
0140.000	1	13.43	21.10 10 10	1,.3	01.40	24.10
6800.000	<u>.</u> (	14.00	10.40	1.28	10.01	18.31
6860.000		16.39	10.72	L siis	14.04	16.12
6920.000		18.48	16.20		81.01	1:.34
6980.000		19.09	16.03	1.27	17.89	18.40
7040.009		19.78	17.84	1,21	80.01	18.64
7100.000	21	19.78	20.48	15	74.31	23.12
7160.000	. 12	20.30	25.26	1.35	78.46	17.80
7220.000		22.66	23.53	1,41	80.27	15,40
7280.000	:	24.20	18.76	1,75	76.82	18.62
7340.000	4 3	27.31	14.97	1,46	74.32	14.56
7400.000	64	31.34	12.34	1,42	78.09	15.14
7460.000	·84	34.84	10.56	1,17	84.65	22.32
7520.000	:,99	40.00	9.58	1,39	72.83	15.74
7580.000	2,08	44.97	9.12	1.28	83.11	18.10
7640.000	2.10	48.80.	8.98	1,55	78.20	13.38
7700.000	2.11	53.73	8.95	2.44	78.48	7.57
7760.000	2.03	59.48	9.35	2,91	71.96	6.22
7820.000	: .90	55.77	10.19	2:60	86.02	' 7.85
7880.000	.,69	52.39	11.82	1,82	100.56	10.72
7940.000	.,50	51.47	13.93	1.25	76.35	19.05
::000.000		50.85	15.47	1.98	73.97	27.84
REF PLANE	EXT (M):	INPUT=	.00 TPAN=	00	OUTPUT=	.99


## OF POOR QUALITY

FREQ-MHZ	V;UP	LOSI-DB	RTH LOCG	V S PLP	LOCC-DB	RTH LODS
•	FOPWARD	FORWARD	FORMARD	PEVERSE	REVERCE	REVERSE
5000.000		29.55	18.58	1.1	92.36	25.76
5060.000	:25	28.63	18.94	1.10	91.81	26.72
5120.000	1.19	27.83	21.10	1.0	78.83	26 84
5120.000	• 17	27,83	32.35	1 0	76 76	20.07 22 22
F100.000		20.47	22.00 22 Q2	1 . 1	90.20	 
1240.000		30.71	 00 00 <sup>-</sup> .	4	70.470 70.475	20374 87 26
7300.000		17.11 10.00		1	10.01	20.00 SE 7.
7360.000. Fios see		27.77	24.00 DC 00	11	10.10	23:14
1420.000	1,10	30.42	20.02	1	91.95	24.19
1480.000	07	30.22 	28.96	1.15	81.95	23.13
5540.000		. 29.10	ಷ (. ಅತ 	1,16	71.51	22.81
5600.000	11	29.29	25.49	1.18	71.36	22.43
5660.000	17	29.32	21.92	1.18	74.20	21.74
5720.000	1,21	29.09	20.28	1,20	76.05	20.92
5780.000	: .24	28.61	19.35	1.20	73.13	20.80
5840.000	:,24	27.27	19.24	1.19	76.73	21.20
17900.000	:20	24.75	20.80	1.17	84.28	22.03
5960.000	15	22.83	22.92	1.15	80.78	23.27
សំពុខថ សំព័ត្	: .12	20.95	25.17	1.10	73.75	26.52
6080.000	: 07	18.79	29.87	1.06	75.90	31.62
N.148.888		16.89	29.59	1.µ6	74.99	20 75
4288 888 4288 888		15 50	22 00	1 . 2	75 0.1	24 94
A200.000 4948 888		1.1 61	20.00	1	13.07	24.24
0200.000 / 030 000	<u>.</u>	14.04	10 01	1 	04.11 70.00	21.44 10 00
NO20.000 NO20.000	., <u>6</u> 4	17.51	10.10	1.24	10.03	17.38
5380.000		13.95	17.10	1,25	82.0,	18.65
N440.000	<u>.</u>	13.40	19.80	41.15 1.1	83.60	18.8,
1,500.000	1.17	13.25	21.30	1.24	10.39	19.50
6560.000	1 1	13.00	25.58	19	77.84	21.19
N620.000	:05	12.82	32.77	1.:3	84.99	24.17
n680.000	1,11	13.04	25.94	• 1,Иб	76.91	30.13
6740.000	1.19	13.81	21.06	1.02	79.27	38.24
6800.000		15.05	18.51	1.137	73.32	29.60
686 <b>9.</b> 000	1.33	16.85	16.92	1,13	74.07	24.60
N920.000	:.37	18.62	16.19	1.17	78.39	21.90
N980.000	:,36	20.31	16.38	1.21	90.67	20.59
7040.000	:.30	21.67	17.73	1.22	77.58	20.21
7100.000	:.21	22.48	20.47	1.19	73.98	21.32
7160.000	1 1	23.13	25.36	1.:3	78.51	24.01
7220.000	14	24.68	23.59	1.08	80.32	28.22
7280.000		26.12	18.75	1.98	78.66	28.52
7346 666	. 44 – -	28.84	14.91	1 5	72 89	20.52
73466 666	FS	32.44	12 25	1 16	20 29	10 65
7468 888		36.81	10 10	1 27	00.20	10.00
1700.000 7500 000		41 97 41 97	10.40	1	0J.02 TE 70	10.07
, J20,000 7600 000	~ 00		2:54	1,41	19119	14.40
1000.000	2,07	F1 .J3	9.07	1,00	(4.32 TT TO	,13.37
7640.000	1.1.1 1.1.0	JJ.40 F/ 00	8.91	1.07	11.18 88 - 18	13.19
7700.000	2,12	06.93 To To	8.89	1,56	77.12	13.18
68.988	2.04	59.72	9.30	1.54	74.89	13.46
7820.000	: ,90	58,90	10.16	1.48	82.09	14.33
7880.000	: 69	56.41	11.82	1,78	. 79.28	15.86
7940.000	: .51	54.90	13.91	10	73.02	17.63
<u>4999.009</u>	: 41	52.65	15.38	1,25	72.40	19.01
REF PLAME B	EXT:(M):	INPUT=	.00 TRAH	l≕, ,00	OUTPUT=	.00
NPAIL( <u>i</u> )=	4					

-

.



## Original page is of poor quality

GPM4 G14001 77:8778 0

13 SEP 83 16:35:11

- .

.

CWITCH MATP:X POC MODEL TEITING PEFERENCE LAB NOTEBOOK 386-2 P43 1.5 W ON-MA3227::4:

FPE0-MH2	A S. M.E.	LOSC→DB	PTN LOSS	ACINK	LOSC-DB	REN LOGE
	FORNAPD	FORWARD	FORMAPD	REVERSE	PEVEPSE	PEVERSE
5000.000	1.23	16.39	19.84	1 .: 1	85.41	25.76
5060.000	:21	14.58	20.54	1.10	80.65	26.71
5120.000	: .15	13.49	23.31	1. 1	84.90	10000
5188.899	. 10	13.81	26.56	1	07.10	20.02
5248 888	ំ កំដ	15 24	21 22	4 • 4	00.70	40.21 07 07
5266 666		47 27	97 JO	1	71.72	20.94
2000.000 2020 000	UJ · 65	11.01	21.02	1	16.18	26.56
7360.000 5430.000			31.01 37 43	11	17.59	25.66
1420.000		21.07		1,13	87.11	24.13
1480.000	09	21.34	27.65	1.15	74.95	23.09
1540.000	. 10	21.43	26.81	1.16	72.14	22.78
5699.890	14	21.18	23.76	1.16	70.77	22.40
5660.000	1 1	20.75	25.47	1,:8	83.44	21.72
5720.000	1.06	20:49	30.24	1.20	75.57	20.89
5780.000	OS	20.19	·31.39 .	1,20	77.55	20.79
7840.000	04	19.02	34.67	1.19	78.96	21.18
5980.888	86	17.51	30.20	1.17	79.33	21.97
5960.000	: .96	15.84	30.62	1.15	73.91	23.23
6828.888	04	13.72	33.20	1.10	80.28	26 43
<b>6089.009</b>	: .29	12.01	20.88	1.06	77 11	21 01
6140.000	:.24	9,99	19.41	1 46	76.16	01.01 08 78
6288.889	. 1 1	7.53	25 dd	1 . 9	10.70	30.(U 31 01
.2.00.000	· 02	4 20		1	-0.70	24.94
6228 888		0.00 5 50	41.74 33.40	1	18.74	21.43
	7	5.01	20.40 DE 07	1.24	19.04	19.36
		J.U1 E 17	20.00	1,46	73.84	18.65.
····		J.4/ 5 70	19.50	1.135	81.23	18.87
1,200.000 / E/A AAA		8.18	15.17	1,24	76.56	19.47
6368.889		6.90	19.78	1.19	79.03	21.15
6620.000	06	i . L	31.03	1,13	84.17.	24.18
6680.000	1 .	8.84	22.35	1.06	77.67	30.08
6740.000	1 1	9.73	$25.90$ $\cdot$	1,02	82.20	38.37
£888.888	· 133	11.02 -	19.72	1.07	72.36	,29.62
6860.000	:::32	13.28	' 17.19	1.13	74.16	24.59
6920.000	:,20	14.85	20.90	1.18	77.25	21.87
m980.000	1,24	46.62	19.32	1.21	80.29	20.59
7040.000	:,27	18.67	18.37	1.22	80.03	20.17
7100.000	1 4	18.88	23.62	1.19	73.98	21.24
7160.000	1.30	19.90	17.80	1.:4	78.32	23.91
7220.000	:,40	21.64	15.48	1.88	78.33	28 89
7280.000	:,32	23.00	17.14	1.08	24 54 24 54	20.07 70 57
7340.000	·,38	25.28	15.9.3	1 5	73 79	20.J2 20 55
7409.988	• .41	28.73	15 31	1 26	12.12	40 27
7468.888	: 39	33.06	15 75	1 27	00.02. 70.14	10.01
7528 868		22.00	10 01	1 1 7	77.44	16.06
7588 888	· 77	42 02	14 00	1.47	71.03	14.39
7640.000	 . 05	73.02	11.09	1,35	80.08	13.32
1040.000 7700 000	O - O - O - O - O - O - O - O - O -	77:4( 51.00	10.52	1.57	rr.02	13.03
1100.000	4,00	04.28 	6.42	1 .57	86.92	13.13
7,60.000 7000 000	4,13	61.11 To o:	4.29	1,54	71.49	13.41
7820.000	4,18	58.34	4.23	1.48	80.86	14.29
.889.800	2,89	53.37	6.27	1,09	85.03	15.83
7940.000	83	50.62	10.69	1,00	76.90	17.61
000,000	: .37	50.49	16.89	1.25	77.35	19.00
PEF PLANE B	EUT CMI:	INPUT=	.00 TPAH=	.00	OUTPUT=	.00
NPAIL( 1)=	۰ <u>ا</u>					







FREQUENCY (MHC)





FREMMENCY (MHZ)

## original page 19 of poor quality





FREQUENCY (MHC)



 SPACE
 Headquarters: Valley Forge, PA' □Huntsville, AL □Lanham, MD

 SYSTEMS
 Houston, TX □Sunnyvale, CA □Beltsville, MD

 DIVISION
 Palmdale, CA □Bedford, MA □Washington, D.C. Area