

Contract Number NAS7-1152

f- 114

# Ultra-Dense Magnetoresistive Mass Memory

## Fifth Quarter Report

July 15, 1992 through October 15, 1992

October 30, 1992

For

**Chief, Procurement Office  
NASA Resident Office-JPL  
4800 Oak Grove Drive  
Pasadena, Ca 91109  
M/S 180-805**

Nonvolatile Electronics, Incorporated  
12800 Industrial Park Blvd.  
Plymouth, Minnesota 55441-3928

N93-12520  
Unclassified  
53760 0126616  
(NASA-CR-190955) ULTRA-DENSE  
MAGNETORESISTIVE MASS MEMORY  
Quarterly Report No. 5, 15 Jul. -  
15 Oct. 1992 (Nonvolatile  
electronics) 114 p

**This page intentionally blank**

## TABLE OF CONTENTS

<u>SECTION</u>	<u>PAGE</u>
1      OVERVIEW	1-1
1.1    Introduction	1-2
1.2    Expenditures	1-2
1.3    Fifth Quarter Accomplishments	1-2
1.4    Goals for Next Quarter	1-3
1.5    Overview of the Following Sections	1-4
2      WAFER CONTROL SYSTEM DESIGN	2-1
2.1    Introduction	2-2
2.2    Stand Alone Reliability 16K Macrocell Tester	2-2
2.3    Software Operation of the 16K Macrocell tester	2-2
2.4    Software Design of the 16K Macrocell Tester	2-3
3      WAFER BUS DESIGN	3-1
3.1    Introduction	3-2
4      Test Chip	4-1
4.1    Introduction	4-2
4.2    Test Chip Design	4-2
4.3    Processing	4-8
4.4    Conclusion	4-8
5      1-MBIT STATUS REPORT	5-1
5.1    Introduction	5-2
5.2    Parasitic Equivalent of Unused Sense Lines in the 1 Megabit array	5-3
5.3    MRAM Bit Specifications	5-11
5.4    System Timing	5-12
5.5    1 Megabit Chip Architecture	5-13
5.5.1 2K Memory Segment	5-13
5.6    Conclusion	5-16
5.7    Appendix	5-16

**This page intentionally blank**

## **SECTION 1**

### **OVERVIEW**

## **1.1 Introduction**

This report details the progress and accomplishments of Nonvolatile Electronics, Inc., on the design of the wafer scale MRAM mass memory system during the fifth quarter of the project. NVE has made significant progress this quarter on the one megabit design in several different areas. A test chip, which will verify a working GMR bit with the dimensions required by the 1 Meg chip, has been designed, laid out, and is currently being processed in the NVE labs. This test chip will allow electrical specifications, tolerances, and processing issues to be finalized before construction of the actual chip thus providing a greater assurance of success of the final 1 Meg design. A model has been developed to accurately simulate the parasitic effects of unselected sense lines. This model gives NVE the ability to perform accurate simulations of the array electronics and test different design concepts. Much of the circuit design for the 1 Meg chip has been completed and simulated and these designs are included in this report. Progress has been made in the Wafer Scale design area to verify the reliable operation of the 16K macrocell. This is currently being accomplished with the design and construction of two stand alone test systems which will perform life tests and gather data on reliability and wearout mechanisms for analysis.

## **1.2 Expenditures**

During the fifth quarter portion of this program, June 29, 1992 through September 27, 1992, NVE spent \$77,489. Cumulative expenditures since the start of the program total \$282,539 through September 27, 1992.

## **1.3 Fifth Quarter Accomplishments**

This program's fifth quarter led to important progress in all areas of the ultra-dense mass memory design. What follows is a synopsis of this quarter's accomplishments:

- 1. Wafer Controller** - The wafer controller design is essentially done on paper and is on hold until the 16K macrocell is finalized by Honeywell. This was expected to be accomplished last quarter but was again delayed

due to manufacturing problems. It is hoped that these problems will be resolved next quarter and construction of the controller can commence.

Support efforts for the 16K macrocell continued to see excellent progress in the reliability and test area. Two stand alone test systems were designed and constructed which will allow long term cycling of the chip without operator attention. They will be used to gather data on reliability and wearout mechanisms . The test systems operate continuously and are immune to power failures. Results of the life tests will be reported in future quarterly reports

2. Wafer Bus Design - The wafer bus design has been finalized in concert with the design improvements to NVE's 16K MRAM chip. NVE expects to have the masks for the wafer bus made as soon as wafers with the improved 16K part become available from Honeywell SSEC.

3. Test Chip - It was decided that a test chip incorporating the MRAM bit to be used by the 1 Meg design would be desirable in order to insure success of the project. Having a working GMR bit with the dimensions required by the 1 Meg would allow electrical specifications and tolerances to be finalized with confidence. Also any processing issues affecting the layout of the design would become apparent and could be addressed. The test chip has been designed and laid out and is currently being processed in the NVE lab.

4. One Megabit Macrocell Design - Excellent progress was made this quarter in the design of the 1 Meg chip. The core of the chip consisting of the MR Bits, sense lines, decoders, drivers, etc. has been designed and laid out. Simulations have been implemented on these circuits and a model of the unused sense line parasitics has been constructed. These efforts are necessary to have a good working chip the first time though wafer processing. Decision were made to finalize design rules, the MRAM bit specifications, timing specifications, and chip architecture.

#### **1.4 Goals for Next Quarter**

NVE has established the following goals for the end of the sixth quarter of this project:

- 1.) Acquire a wafer of the improved 16K MRAM chips from Honeywell SSEC, have the wafer bus masks manufactured, and be prepared to do the bus line deposition on this wafer by the start of the seventh quarter of the program.
- 2.) Finalize the circuit design of the 1 Meg MRAM macrocell, design the remaining support circuits, simulate, and begin final layout modifications. Conduct design reviews on final circuits and layout.
- 3.) Design the mechanical layout of the Wafer Scale controller and layout the circuit boards
- 4.) Complete the fabrication of the test chip, test, and verify advanced circuit concepts.

By the end of the sixth quarter, NVE will be nearly finished with the actual design and layout of the one megabit macrocell.

## **1.5 Overview of the Following Sections**

This report is organized into the following four sections: Wafer Control System Design, Wafer Bus Design, Test Chip, and One Megabit Status. The first two sections deal with progress NVE has made on the prototype wafer scale mass memory, or demonstration vehicle. The Wafer Control System Design section details the progress made on the top level system architecture and the Wafer Bus Design section discusses the progress on the busing scheme that NVE will employ to carry power and signals across the wafer

The Test Chip section discusses a test vehicle used to evaluate a wide variety of bit configurations in order to fully characterize an MRAM bit manufactured with GMR materials..

The last section of this report, One Megabit Status, shows the progress NVE has made on the design of a larger macrocell which would be used on the wafer scale finished product. It is interesting to note that one of these larger macrocells would be equivalent to the entire wafer NVE is developing for the demonstration vehicle, and that the finished product, using these larger macrocells and a six inch wafer, would result in approximately 256 megabits of memory on a single wafer.

## **SECTION 2**

### **WAFER CONTROL SYSTEM DESIGN**

## **2.1 Introduction**

A control system for the 16K macrocell MRAM wafer scale memory array has been designed with many important features required for the successful operation of this array and other larger MRAM arrays. This system has been designed to allow the wafer scale memory array to be connected directly to the IBM PC ISA (Industry Standard Architecture) bus with the capability of operating at main memory speeds. Many applications currently exist in the memory card and hard disk replacement market for a device such as this. Construction of the hardware will begin during this quarter provided that there are good working 16K parts from Honeywell.

Two stand alone test systems have been designed and built to test the long term reliability of the 16K macrocells. These test systems will also be used to test the 1Meg cells when they are completed. Since these systems are software controlled, it is a simple matter to modify their operation to test various features and different configurations.

## **2.2 Stand Alone Reliability 16K Macrocell Tester**

The schematic diagram and board layout of the macrocell reliability tester are show in Figures 2-1 and 2-2. The hardware consists of a Dallas Semiconductor DS5000 microprocessor with 32K of battery backed SRAM. This SRAM contains the 16K failure bit map as well as the registers needed to maintain operation in the event of a power failure. Communication with the testers is accomplished via a serial RS232 connection operating at 4800 baud. Operation of the tester can be interrupted by plugging a serial cable into the tester and hitting a carriage return. The status can then be read out and the tester restarted. If power is lost or the tester is unplugged, it will maintain the error bit map and will continue the test when the power is restored.

## **2.3 Software operation of the 16K Macrocell Tester**

The Program is a command driven program, accepting commands from the serial port. The serial port is configured to use 4800 baud, 8 bits, no stop bits, no parity.

MRAM  
Life Test





Figure 2 - 1  
MRAM 16K Macrocell Life Test System Schematic



**Figure 2 - 2**  
**MRAM 16K Macrocell Life Test System Assembly Drawing**

Upon reset, the program initializes the serial port, then continuously polls it, waiting for a command from the master PC. The command is an ASCII byte. Current commands range from "1" to "F". All command letters must be in uppercase. When a command is received, it is executed, and the software waits for the next command. Some commands expect additional input data bytes, and some respond by transmitting data back to the master PC.

The following is a list of all current commands:

<u>Master Command</u>	<u>Returns</u>	<u>Description</u>
1AAAAA	D	Read Bit At Hex Address AAAA; Returns 1 or 0
2AAAAD		Write Bit At AAAA to D; No Return
3DDDDDDDDDDDDDDDDDDDDDDDD		Load Shift Register with Data D
(HEX)		
4		Activate Shift Register
5		Deactivate Shift Register
6NN	EEEE	Do Walking 1-0 Test NN Times (Returns four digit hex number of failing bits and 8 digit loop count). If NN = 00, loop until carriage return.
	AAAAAA	
7AAAAA	EEEE	Do Pulse 1-0 Test on AAAA 16,384 Times (Returns four digit number of failures)
8	AAAA	Dump Bad Bit Addresses
9NN	EEEE	Do a Write 1, Read, Write 0, Read on RAM NN Times - Returns number of failing bits
ANND		Write Address NN with data byte D
BNN	D	Read Address NN ; returns data byte D
CNND		Write Address NN with data byte D into 5 locations to allow error correction.
DNN	D	Read Address NN with error correction
E -- <2048 Bytes>		Program 16K with incoming bit data (Bit 7 - Start) 2048 bytes = 16K bits
F -- <2048 Bytes>		Read 16K Contents ; Returns 2048 data bytes
G -- <40 Bytes>		Read Address 01 to 41 with error correction

### Ram Memory Usage

R0-R7 used in most routines

Locations 20H TO 32H -- Stores shift register ASCII codes

Locations 4000H TO 7FFFH -- Used in RAM testing for a bad bit map.

The program requires 32K of RAM to operate.

Flag Area -- 3FF0 TO 3FFF

---

### Port layout

---

P0.0	Pin 39	A0   P1.0	Pin 1	DIN TEST   P2.0	Pin 21	A8
P0.1	Pin 38	A1   P1.1	Pin 2	Not Used   P2.1	Pin 22	A9
P0.2	Pin 37	A2   P1.2	Pin 3	DIN   P2.2	Pin 23	A10
P0.3	Pin 36	A3   P1.3	Pin 4	Jumper 1   P2.3	Pin 24	A11
P0.4	Pin 35	A4   P1.4	Pin 5	Jumper 2   P2.4	Pin 25	A12
P0.5	Pin 34	A5   P1.5	Pin 6	Jumper 3   P2.5	Pin 26	A13
P0.6	Pin 33	A6   P1.6	Pin 7	Jumper 4   P2.6	Pin 27	/WE
P0.7	Pin 32	A7   P1.7	Pin 8	Jumper 5   P2.7	Pin 28	/CS
P3.0	Pin 10	TXD				
P3.1	Pin 11	RXD				
P3.2	Pin 12	LOW POWER				
P3.3	Pin 13	TEST IN				
P3.4	Pin 14	DOUT				
P3.5	Pin 15	Activity Light				
P3.6	Pin 16	Fault/Test Out 1				
P3.7	Pin 17	Test Out 2				

## 2.4 Software Design of the 16K Macrocell Tester

The program for the 16K Macrocell Tester was written in 80C32 assembler language for speed and efficiency. Using modular routines allows ease of reconfiguration. The listing is shown in the following section.

## 2.3.1 Software Listing For MRAM Life Tester

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 1  
06-18-92

---

;8051 Assembly Test Program for THE NV4016 Chip  
;August 21 1991  
;Tim Dupuis  
;Updated June 18 1992 RAS

---

;Basic Structure:  
;The Program is a command driven program, accepting commands  
;from the serial port. The serial port is configured to use  
;2400 baud, 8 bits, no stop bits, no parity. It is capable  
;of running at 4800 baud, but was purposely slowed down to ease  
;communication with the slow Compaq Portable PC.  
  
;Upon reset, the program initializes the serial port, then  
;continuously polls it, waiting for a command from the master PC.  
;The command is a ASCII byte. Current commands range from "I" to  
;"F". All command letters must be in uppercase. When a command  
;is received, it is executed, and the software waits for the next  
;command. Some commands expect additional input data bytes, and some  
;respond by transmitting data back to the master PC.

;The following is a list of all current commands:

Master Command	Returns
I	D Read Bit At Hex Address AAAA; Returns 1 or 0
2AAAAD	Write Bit At AAAA to D; No Return
3DDDDDDDDDDDDDDDDDDDD	Load Shift Register with Data D (HEX)
4	Activate Shift Register
5	Deactivate Shift Register
BNN	EEEE Do Walking 1-0 Test NN Times (Returns four digit hex number of failing bits)
7AAAAA	EEEE Do Pulse 1-0 Test on AAAA 16,384 Times (Returns four digit number of failures)
B	AAAA Dump Bad Bit Addresses
NNN	EEEE Do a Write 1, Read, Write 0, Read on RAM NN Times - Returns number of failing bits
ANND	Write Address NN with data byte D
BNN	D Read Address NN ; returns data byte D
CNND	Write Address NN with data byte D into 5 locations to allow error correction.
DNN	D Read Address NN with error correction
E - <2048 Bytes>	Program 16K with incoming bit data (Bit 7 - Start) 2048 bytes = 16K bits
F - <2048 Bytes>	Read 16K Contents ; Returns 2048 data bytes
G - <40 Bytes>	Read Address 01 to 41 with error correction

---

; RAM MEMORY USAGE  
; R0-R7 USED IN MOST ROUTINES  
; LOCATIONS 20H TO 32H - STORES SHIFT REGISTER ASCII CODE  
; LOCATIONS 4000H TO 7FFFH - USED IN RAM TESTING PROGRAMS TO

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 2  
06-18-92

---

BE A BAD BIT MAP.  
PROGRAM REQUIRES 32K BYTES OF RAM TO OPERATE.  
FLAG AREA - 3FF0 TO 3FFF

---

Port layout

P0.0	Pin 39	A0   P1.0	Pin 1 DIN TEST   P2.0	Pin 21	A8
P0.1	Pin 38	A1   P1.1	Pin 2 Not Used   P2.1	Pin 22	A9
P0.2	Pin 37	A2   P1.2	Pin 3 DIN   P2.2	Pin 23	A10
P0.3	Pin 36	A3   P1.3	Pin 4 Jumper 1   P2.3	Pin 24	A11
P0.4	Pin 35	A4   P1.4	Pin 5 Jumper 2   P2.4	Pin 25	A12
P0.5	Pin 34	A5   P1.5	Pin 6 Jumper 3   P2.5	Pin 26	A13
P0.6	Pin 33	A6   P1.6	Pin 7 Jumper 4   P2.6	Pin 27	/WE
P0.7	Pin 32	A7   P1.7	Pin 8 Jumper 5   P2.7	Pin 28	/CS

---

;P3.0	Pin 10	TxD
;P3.1	Pin 11	RxD
;P3.2	Pin 12	LOW POWER
;P3.3	Pin 13	TEST IN
;P3.4	Pin 14	DOUT
;P3.5	Pin 15	Activity Light
;P3.6	Pin 16	Fault/Test Out 1
;P3.7	Pin 17	Test Out 2

---

001B =	ESC	EQU	01BH	:ESCAPE CODE
000D =	CR	EQU	00DH	:CARRAGE RETURN
000A =	LF	EQU	00AH	:LINE FEED
0020 =	SPACE	EQU	020H	:SPACE
0009 =	R10	EQU	009H	;R0 - BANK 1
000A =	R11	EQU	00AH	;R1 - BANK 1
000B =	R12	EQU	00BH	;R2 - BANK 1
000C =	R13	EQU	00CH	;R3 - BANK 1
000D =	R14	EQU	00DH	;R4 - BANK 1
000E =	R15	EQU	00EH	;R5 - BANK 1
000F =	R16	EQU	00FH	;R6 - BANK 1
0010 =	R17	EQU	010H	;R7 - BANK 1
3FF0 =	FLAG	EQU	03FF0H	:NONVOLATILE PROGRAM FLAGS
3FF1 =	R1_ERR	EQU	03FF1H	;ERROR REGISTER
3FF2 =	R2_ERR	EQU	03FF2H	;ERROR REGISTER
3FF3 =	R3_ERR	EQU	03FF3H	;ERROR REGISTER
3FF4 =	R4_ERR	EQU	03FF4H	;ERROR REGISTER

0030	ORG	30H	
START:			;initialization
0030 75D000	MOV	PSW,#00H	; SET BANK 0
0033 8500A8	MOV	IE,0	;CLEAR INTERRUPT
0036 758922	MOV	TMOD,#22H	;COUNTER1,MODE2_8BITS,AUTO RELOAD
0039 7580F3	MOV	TH1,#0F3H	;TIMER OVERFLOW REGISTERS USED TO
003C 758BF3	MOV	TL1,#0F3H	;SET BAUD RATE = 2400 BAUD TH1,TL1 TO
CODE #0E8H			
			;FOR 4800 SET TH1,TL1 TO CODE #0F3H
003F 758780	MOV	PCON,#80H	;SET SMOD BIT=1 TO SET BAUD RATE
0042 750850	MOV	SCON,#50H	;MODE 1 BAUD LENGTH=10BITS
			;START BIT=0

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 3  
06-18-92

			; 8 DATA BITS (LSB FIRST)
			; STOP BIT=1
			; RECEIVE SHIFT REGISTER ENABLED
0045 758840	MOV	TCON,#40H	; TIMER 1 OPERATION ENABLED
			; 4800 BPS SHOULD BE WORKING
0048 7440	MOV	A,#40H	
004A F581	MOV	SP,A	
004C 7500FF	MOV	P1,#0FFH	;Din Test must be high (P1.0)
004F 7500FF	MOV	P0,#0FFH	
0052 75A0FF	MOV	P2,#0FFH	
0055 75B0D3	MOV	P3,#0D3H	;Test In (P3.3) & Low Power (P3.2) must be low
0058 7AFF	MOV	R2,#0FFH	;TIMEOUT DELAY
005A 00	WLOOP:	NOP	
005B 00		NOP	
005C DAFC	DJNZ	R2,WLOOP	

-----  
;MAIN LOOP - MONITOR SERIAL PORT FOR A COMMAND

			;Sign on -----
005E 903FF0	MOV	DPTR,#FLAG	;GET FLAG BYTE
0061 E0	MOVX	A,@DPTR	
0062 5401	ANL	A,#01H	;ONLY INTERESTED IN POWER FAIL-
			CONTINUE BIT
0064 7002	JNZ	SKIPALL	;IF SET GO TO WALKING 1-0'S
0066 0168	AJMP	GOON	
0068 020807	SKIPALL:LJMP	SA62	;MAKE THE LONG JUMP
006B 120E51	GOON:	LCALL SEND_ST	;SEND THE MESSAGE
006E 0D 0A	DB	CR,LF	
0070 4E 6F 76	DB	'Novolatile Electronics, Inc 16K MRAM Test',CR,LF	

0073 6F 8C 61 74 69 6C 65 20 45 8C  
 007D 65 63 74 72 6F 6E 69 63 73 2C  
 0087 20 48 6E 63 20 31 36 48 20 4D  
 0091 52 41 4D 20 54 65 73 74 00 0A  
 0098 20 20 20 DB Version 06-18-92 Rev A',CR,LF,LF  
 009E 20 20 20 20 20 20 20 20 20 56  
 0048 65 72 73 68 6F 6E 20 30 36 2D  
 0082 31 38 2D 30 32 20 62 65 76 20  
 00BC 41 0D 0A 0A  
 00C0 20 20 20 DB Commands',CR,LF  
 00C3 20 20 20 20 20 20 20 20 20 20  
 00CD 20 20 20 20 20 20 43 6F 6D 6D  
 00D7 61 6E 64 73 0D 0A  
 00D0 2D 2D 2D DB \_\_\_\_\_,CR,LF  
 00E0 2D  
 00EA 2D  
 00F4 2D  
 00FE 2D  
 0108 2D  
 0112 2D 2D 2D 2D 2D 2D 0D 0A  
 011A 20 31 41 DB '1AAAA (Returns D) Read Hex Address AAAA; Returns 1 or  
 0,CR,LF

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 4  
 06-18-92

011D 41 41 41 20 28 52 65 74 75  
 0127 72 6E 73 20 44 29 20 20 52 65  
 0131 61 64 20 48 65 78 20 41 64 64  
 0138 72 65 73 73 20 41 41 41 41 38  
 0145 20 52 65 74 75 72 6E 73 20 31  
 014F 20 6F 72 20 30 0D 0A  
 0156 20 32 41 DB '2AAAAD Write Hex Address AAAA with data D',CR,LF  
 0159 41 41 41 44 20 20 20 20 20 20  
 0163 20 20 20 20 20 20 20 57 72  
 016D 69 74 65 20 48 65 78 20 41 64  
 0177 64 72 65 73 73 20 41 41 41 41  
 0181 20 77 69 74 68 20 64 61 74 61  
 0188 20 44 0D 0A  
 018F 20 33 44 DB '3DDDDDDDDDDDDDDDDDD Load MRAM Shift Reg. with hex  
 data D',CR,LF  
 0192 44 44 44 44 44 44 44 44 44 44  
 019C 44 44 44 44 44 44 44 44 44 20 4C  
 01A6 6F 61 64 20 4D 52 41 4D 20 53  
 01B0 69 69 66 74 20 52 65 67 2E 20  
 01BA 77 69 74 68 20 68 65 78 20 64  
 01C4 61 74 61 20 44 0D 0A  
 01CB 20 34 20 DB '4 Activate shift register',CR,LF  
 01CE 20 20 20 20 20 20 20 20 20 20  
 01D8 20 20 20 20 20 20 20 20 41 63  
 01E2 74 69 78 61 74 65 20 73 68 69  
 01EC 66 74 20 72 65 67 69 73 74 65  
 01F5 72 0D 0A  
 01F9 20 36 20 DB '5 Deactivate shift register',CR,LF  
 01FC 20 20 20 20 20 20 20 20 20 20  
 0206 20 20 20 20 20 20 20 20 44 65  
 0210 61 63 74 69 76 61 74 65 20 73  
 021A 68 69 66 74 20 72 65 67 69 73  
 0224 74 65 72 0D 0A  
 0229 20 36 4E DB '6NN (Returns EEEE) Walking 1-0 test NN times. If NN  
 =00',CR,LF  
 022C 4E 20 28 52 65 74 75 72 6E 73  
 0236 20 45 45 45 45 29 20 20 57 61  
 0240 6C 68 68 6E 67 20 31 2D 30 20  
 024A 74 65 73 74 20 4E 4E 20 74 69  
 0254 6D 65 73 2E 20 49 66 20 4E 4E  
 025E 20 3D 30 30 2C 0D 0A  
 0265 20 20 20 DB ' Test until CTRN is received from key board',CR,LF  
 0268 20 20 20 20 20 20 20 20 20 20  
 0272 20 20 20 20 20 20 20 20 54 65  
 027C 73 74 20 75 6E 74 69 6C 20 43  
 0286 54 52 4E 20 69 73 20 72 65 63  
 0290 65 66 78 65 64 20 66 72 6F 6D  
 029A 20 68 65 79 20 62 6F 61 72 64  
 02A4 0D 0A  
 02A6 20 20 20 DB ' Returns number of failures up to 4000 hex',CR,LF  
 02A9 20 20 20 20 20 20 20 20 20 20  
 02B3 20 20 20 20 20 20 20 20 52 65  
 02BD 74 75 72 6E 73 20 6E 75 6D 62  
 02C7 65 72 20 6F 66 20 66 61 69 6C  
 02D1 75 72 65 73 20 75 70 20 74 6F  
 02D8 20 34 30 30 30 20 68 65 78 2E  
 02E5 0D 0A

06-18-92  
 02E7 20 37 41 DB '7AAAA (Returns EEEE) Pulse 1-0 test at address AAAA 16,384  
 times',CR,LF  
 02EA 41 41 41 28 52 65 74 75 72 6E  
 02FE 73 20 45 45 45 45 29 20 50 75  
 02FE 6C 73 65 20 31 2D 30 20 74 65  
 0308 73 74 20 61 74 20 61 64 64 72  
 0312 65 73 73 20 41 41 41 41 20 31  
 031C 36 2C 33 38 34 20 74 69 6D 65  
 0326 73 2E 0D 0A  
 032A 20 20 20 DB ' Returns number of failures up to 4000 hex',CR,LF  
 032D 20 20 20 20 20 20 20 20 20 20  
 0337 20 20 20 20 20 20 20 20 20 52 65  
 0341 74 75 72 6E 73 20 6E 75 6D 62  
 034B 65 72 20 6F 66 20 66 61 69 6C  
 0355 75 72 65 73 20 75 70 20 74 6F  
 035F 20 34 30 30 30 20 68 65 78 2E  
 0369 0D 0A  
 036B 20 38 20 DB '8 (Returns AAAA) Dump bad bit addresses',CR,LF  
 036E 28 52 65 74 75 72 6E 73 20 41  
 0378 41 41 41 28 20 20 20 20 44 75  
 0382 6D 70 20 62 61 64 20 62 69 74  
 038C 20 61 64 64 72 65 73 73 65 73  
 0396 0D 0A  
 0398 20 39 4E DB '9NN (Returns EEEE) Write 1s, Read, Write 0s, read NN  
 times',CR,LF  
 039B 4E 20 28 52 65 74 75 72 6E 73  
 03A5 20 45 45 45 45 20 20 20 57 72  
 03AF 69 74 65 20 31 73 2C 20 52 65  
 03B9 61 64 2C 20 57 72 69 74 65 20  
 03C3 30 37 32 2C 20 72 65 61 64 20 4E  
 03CD 4E 20 74 69 8D 65 73 0D 0A  
 03DE 20 20 20 DB ' Returns number of failures up to 4000  
 hex',CR,LF,ESC  
 03D9 20 20 20 20 20 20 20 20 20 20  
 03E3 20 20 20 20 20 20 20 20 20 52 65  
 03ED 74 75 72 6E 73 20 6E 75 6D 62  
 03F7 65 72 20 6F 66 20 66 61 69 6C  
 0401 75 72 65 73 20 75 70 20 74 6F  
 040B 20 34 30 30 30 20 68 65 78 2E  
 0415 0D 0A 1B  
 0418 120CB6 LCALL GETCH ;PAUSE TO READ SCREEN  
 041B 120E51 LCALL SEND\_ST ;SEND THE MESSAGE  
 041E 20 41 4E DB 'ANND Write address NN with data D',CR,LF  
 0421 4E 44 20 20 20 20 20 20 20 20  
 0428 20 20 20 20 20 20 20 20 57 72  
 0436 69 74 65 20 61 64 64 72 65 73  
 043F 73 20 4E 4E 20 77 69 74 68 20  
 0449 64 61 74 61 20 44 0D 0A  
 0451 20 42 4E DB 'BNN (Returns D) Read address NN, return data D',CR,LF  
 0454 4E 20 28 52 65 74 75 72 6E 73  
 045E 20 44 29 20 20 20 20 20 52 65  
 0468 61 64 20 61 64 64 72 65 73  
 0472 20 4E 4E 2C 20 72 65 74 75 72  
 047C 6E 20 64 61 74 61 20 44 0D 0A  
 0486 20 43 4E DB 'CNND Write address NN with data D into 5  
 locations',CR,LF  
 0489 4E 44 20 20 20 20 20 20 20 20

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 6  
 06-18-92

0493 20 20 20 20 20 20 20 20 20 57 72  
 049D 69 74 65 20 61 64 64 72 65 73  
 04A7 73 20 4E 4E 20 77 69 74 68 20  
 04B1 64 61 74 61 20 44 20 69 6E 74  
 04BB 6F 20 35 30 30 6C 6F 63 61 74 69  
 04C5 6F 6E 73 0D 0A  
 04CA 20 20 20 DB ' to provide error correction',CR,LF  
 04CD 20 20 20 20 20 20 20 20 20 20  
 04DT 20 20 20 20 20 20 20 20 20 74 6F  
 04E1 20 70 72 6F 76 69 64 65 20 65  
 04EB 72 72 6F 72 20 63 6F 72 72 65  
 04F5 63 74 69 6F 6E 0D 0A  
 04FC 20 44 4E DB 'DNNN (Returns D) Read address NN with error  
 correction',CR,LF  
 04FF 4E 20 28 52 65 74 75 72 6E 73  
 0508 20 44 29 20 20 20 20 20 52 65  
 0513 61 64 20 61 64 64 72 65 73  
 051D 20 4E 4E 20 77 69 74 68 20 65  
 0527 72 72 6F 72 20 63 6F 72 72 65  
 0531 63 74 69 6F 6E 0D 0A

0638 20 45 2D DB 'E--<2048 Bytes> Program 16K with serial in 2048 byte

stream',CR,LF

0638 2D 3C 32 30 34 38 20 42 79 74

0645 65 73 3E 20 20 20 20 50 72

064F 8F 67 72 61 6D 20 31 36 4B 20

0650 77 69 74 68 20 73 65 72 69 61

0653 6C 20 69 6E 20 32 30 34 38 20

0660 62 79 74 65 20 73 74 72 65 61

0677 6D 0D 0A

057A 20 20 20 DB ' (Bit 7 = start, 2048 Bytes = 16K Bits',CR,LF

067D 20 20 20 20 20 20 20 20 20 20

0687 20 20 20 20 20 20 20 28 42

0681 69 74 20 37 20 3D 20 73 74 61

0698 72 74 2C 20 32 30 34 38 20 42

06A5 79 74 65 73 20 3D 20 31 36 4B

06AF 20 42 69 74 73 0D 0A

06B6 20 46 2D DB 'F--<2048 Bytes> Read 16K contents, send serial 2048

Bytes',CR,LF

06B9 2D 3C 32 30 34 38 20 42 79 74

06C3 65 73 3E 20 20 20 20 52 65

06CD 61 64 20 31 36 4B 20 63 6F 6E

06D7 74 65 6E 74 73 2C 20 73 65 6E

06E1 64 20 73 65 72 69 61 6C 20 32

06EB 30 34 38 20 42 79 74 65 73 0D

06F5 0A

06F6 20 47 2D DB 'G--<40 Bytes> Read address 01 to 41 with error correction'

06F9 2D 3C 34 30 20 42 79 74 65 73

0603 3E 20 20 20 20 20 20 52 65

060D 61 64 20 61 64 64 72 65 73 73

0617 20 30 31 20 74 6F 20 34 31 20

0621 77 69 74 68 20 65 72 72 6F 72

062B 20 63 6F 72 72 65 63 74 69 6F

0635 6E

0636 0D 0A 1B DB CR,LF,ESC

MLOOP:

0639 120E3C LCALL CRLF

MLOOP1:

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 7

06-18-92

063C 120CC8 LCALL GETECHO

063F B43103 CJNE A,#1',NO1 ;CHECK IF RECEIVED CHARACTER IS

0642 0206A1 LJMP ISA1 ;A COMMAND

0645 B43203 NO1: CJNE A,#2',NO2

0648 0206D6 LJMP ISA2

064B B43303 NO2: CJNE A,#3',NO3

064E 02070B LJMP ISA3

0651 B43403 NO3: CJNE A,#4',NO4

0654 02071B LJMP ISA4

0657 B43503 NO4: CJNE A,#5',NO5

065A 020720 LJMP ISA5

065D B43603 NO5: CJNE A,#6',NO6

0660 020725 LJMP ISA6

0663 B43703 NO6: CJNE A,#7',NO7

0666 020920 LJMP ISA7

0669 B43803 NO7: CJNE A,#8',NO8

066C 020993 LJMP ISA8

066F B43903 NO8: CJNE A,#9',NO9

0672 0209C5 LJMP ISA9

0675 B44103 NO9: CJNE A,#A',NOA

0678 020427 LJMP ISA10

067B B44203 NOA: CJNE A,#B',NOB

067E 020448 LJMP ISAB

0681 B44303 NOB: CJNE A,#C',NOC

0684 020A6D LJMP ISAC

0687 B44403 NOC: CJNE A,#D',NOD

068A 020A9B LJMP ISAD

068D B44503 NOD: CJNE A,#E',NOE

0690 020A6E LJMP ISAE

0693 B44603 NOE: CJNE A,#F',NOF

0696 020AF4 LJMP ISAF

0699 B44703 NOF: CJNE A,#G',NOG

069C 020B15 LJMP ISAG

069F C13C NOG: AJMP MLOOP1

:COMMAND 1 - READ A BIT AT ADDRESS AAAA

:

ISA1:

06A1 120CC8 LCALL GETECHO

0644 FB MOV R3,A ;ADDRESS BYTE 1

06A5 120CC8 LCALL GETECHO

06A8 FC MOV R4,A

06A9 120CC8 LCALL GETECHO

06AC FD MOV R5,A

06AD 120CC8 LCALL GETECHO

06B0 FE MOV R6,A

06B1 120E3C LCALL CRLF

06B4 EE MOV A,R6

06B5 120DDA LCALL XVERT ;CONVERT HEX ADDRESS INTO BINARY FORM

06B8 F8 MOV R0,A

06B9 ED MOV A,R5

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 8

06-18-92

06BA 120DDA LCALL XVERT

06BD C4 SWAP A

06BE 4200 ORL R0,A

06C0 EC MOV A,R4

06C1 120DDA LCALL XVERT

06C4 F9 MOV R1,A

06C5 EB MOV A,R3

06C8 120DDA LCALL XVERT

06C9 C4 SWAP A

06CA 4201 ORL R1,A

06CC 120CCF LCALL READ ;READ BIT AT ADDRESS

06CF 2430 ADD A,#0

06D1 120CBE LCALL PUTCH ;WRITE DATA IN ASCII FORM TO SERIAL PORT

06D4 C139 AJMP MLOOP

:COMMAND 2 - WRITE A BIT AT ADDRESS AAAA TO D

ISA2:

06D6 120CCB LCALL GETECHO

06D9 FB MOV R3,A

06DA 120CC8 LCALL GETECHO

06DD FC MOV R4,A

06DE 120CC8 LCALL GETECHO

06E1 FD MOV R5,A

06E2 120CC8 LCALL GETECHO

06E5 FE MOV R6,A

06E6 120E3C LCALL CRLF

06E9 EE MOV A,R6

06EA 120DDA LCALL XVERT

06ED F8 MOV R0,A

06EE ED MOV A,R5

06EF 120DDA LCALL XVERT

06F2 C4 SWAP A

06F3 4200 ORL R0,A

06F5 EC MOV A,R4

06F6 120DDA LCALL XVERT

06F9 F9 MOV R1,A

06FA EB MOV A,R3

06FB 120DDA LCALL XVERT

06FE C4 SWAP A

06FF 4201 ORL R1,A

0701 120CC8 LCALL GETECHO

0704 9430 SUB A,#0 ;CONTAINS DATA NOW

0708 120CEE LCALL WRITE

0709 C139 AJMP MLOOP

:COMMAND 3 - LOAD THE SHIFT REGISTER

070B 7A13 ISA3: MOV R2,#19

070D 7932 MOV R1,#32H

ISA31:

070F 120CC8 LCALL GETECHO

0712 F7 MOV @R1,A ;STORE CHARACTER IN RAM

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 9

06-18-92

0713 19 DEC R1

0714 DAF9 DJNZ R2,ISA31

0716 120D9D LCALL SHIFT

0719 C139 AJMP MLOOP

:COMMAND 4 - ACTIVATE SHIFT REGISTER

071B 120D69 ISA4: LCALL ACTIV  
071E C139 AJMP MLOOP

:COMMAND 5 - DEACTIVATE SHIFT REGISTER

0720 1200B4 ISA5: LCALL DACTIV  
0723 C139 AJMP MLOOP

:COMMAND 6 - WALKING 1-0 TEST PATTERN

ISA6:

0725 B03FF0 MOV DPTR,#FLAG ;GET FLAG BYTE  
0728 E0 MOVX A,@DPTR  
0729 4401 ORL A,#01H ;ONLY INTERESTED IN POWER FAIL-  
CONTINUE BIT  
072B F0 MOVX @DPTR,A ;SET IT FOR WALKING 1-0'S

072C 120CC8 LCALL GETECHO  
072F FB MOV R3,A  
0730 120CC8 LCALL GETECHO  
0733 FC MOV R4,A  
0734 120E3C LCALL CRLF  
0737 EC MOV A,R4  
0738 120DDA LCALL XVERT  
073B F9 MOV R1,A  
073C EB MOV A,R3  
073D 120DDA LCALL XVERT  
0740 C4 SWAP A  
0741 4201 ORL R1,A  
0743 E9 MOV A,R1  
0744 FF MOV R7,A ;R7 CONTAINS NUMBER OF CYCLES TO TEST

----- Ask if bad bit buffer should be cleared -----

0745 120E51 LCALL SEND\_ST  
0748 0D 0A DB CR,LF  
074A 44 20 20 DB 'Do you want to clear the bad bit buffer - Y or N',ESC  
074D 79 6F 75 20 77 61 6E 74 20 74  
0757 6F 20 63 8C 65 61 72 20 74 68  
0761 65 20 62 61 64 20 62 66 74 20  
0768 62 75 66 66 65 72 20 2D 20 59  
0775 20 6F 72 20 4E 20 1B  
077C 120CC8 LCALL GETECHO  
077F 120E3C LCALL CRLF  
0782 B45930 CJNE A,#'Y', SA611 ;IF 'N', DON'T CLEAR IT

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 10  
06-18-92

0785 120E51 LCALL SEND\_ST

0788 54 68 65 DB 'The bad bit buffer has been cleared',ESC

078B 20 62 61 64 20 62 66 74 20 62

0795 75 66 66 65 72 20 68 61 73 20

079F 62 65 65 6E 20 63 8C 65 61 72

07A9 65 64 20 1B

07AD 120E3C LCALL CRLF

07B0 7940 MOV R1,#0400H ;CLEAR THE BAD BIT BUFFER IN RAM

07B2 E4 CLR A

07B3 904000 MOV DPTR,#4000H

07B8 7800 SA60: MOV R0,#00H

07B8 F0 SA61: MOVX @DPTR,A

07B9 A3 INC DPTR

07BA D6FC DJNZ R0,SA61

07BC D6F8 DJNZ R1,SA60

SA611:

07BE 120E51 LCALL SEND\_ST

07C1 0D 0A DB CR,LF

07C3 44 6F 20 DB 'Do you want to clear the Loop Counter - Y or N',ESC

07C6 79 6F 75 20 77 61 6E 74 20 74

07D0 6F 20 63 8C 65 61 72 20 74 68

07DA 65 20 4C 6F 70 20 43 6F 75

07E4 6E 74 65 72 20 2D 20 59 20 6F

07EE 72 20 4E 20 1B

07F3 120CC8 LCALL GETECHO

07F6 120E3C LCALL CRLF

07F9 B4590B CJNE A,#'Y', SA62 ;IF 'N', DON'T CLEAR IT

07FC 903FF1 MOV DPTR,#R1\_ERR

07FF E4 CLR A  
0800 F0 MOVX @DPTR,A  
0801 A3 INC DPTR  
0802 F0 MOVX @DPTR,A  
0803 A3 INC DPTR  
0804 F0 MOVX @DPTR,A  
0805 A3 INC DPTR  
0806 F0 MOVX @DPTR,A

SA62:  
0807 120C24 LCALL WALK10 ;EXECUTE WALKING TEST R7 TIMES

----- Increment the loop Counter -----

080A 903FF1 MOV DPTR,#R1\_ERR  
080D C3 CLR C  
080E E0 MOVX A,@DPTR  
080F 2401 ADD A,#01H ;BUMP THE 32 BIT LOOP COUNT  
0811 F0 MOVX @DPTR,A  
0812 A3 INC DPTR  
0813 E0 MOVX A,@DPTR  
0814 3400 ADDC A,#00H  
0816 F0 MOVX @DPTR,A  
0817 A3 INC DPTR  
0818 E0 MOVX A,@DPTR

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 11  
06-18-92

0819 3400 ADDC A,#00H  
081B F0 MOVX @DPTR,A  
081C A3 INC DPTR  
081D E0 MOVX A,@DPTR  
081E 3400 ADDC A,#00H  
0820 F0 MOVX @DPTR,A

----- Flash Activity Light -----

0821 E5B0 MOV A,P3  
0823 F4 CPL A ;FLIP LED STATUS BIT  
0824 5420 ANL A,#020H ;GET LED STATUS BIT  
0826 C2B5 CLR P3.5 ;CLEAR IT OUT  
0828 42B0 ORL P3,A ;SET COMPLEMENT VALUE  
082A EF MOV A,R7  
082B 7006 JNZ SA622 ;IF COUNT = 0 DO IT UNTIL 'CTRN'  
082D 3098D7 JNB R1,SA62  
0830 8002 SJMP SA623 ;ELSE LOOP UNTIL R7 GOES TO ZERO

0832 DFD3 SA622: DJNZ R7,SA62 ;COUNT UP NUMBER OF FAILED BITS

SA623:  
0834 903FF0 MOV DPTR,#FLAG ;GET FLAG BYTE  
0837 E0 MOVX A,@DPTR  
0838 54FE ANL A,#0FEH ;ONLY INTERESTED IN POWER FAIL-  
CONTINUE BIT  
083A F0 MOVX @DPTR,A ;CLEAR IT TO EXIT WALKING 1-0'S

083B 7800 MOV R0,#00  
083D 7900 MOV R1,#00 ;CLEAR ERROR REGISTER - 16 BIT

083F 904000 MOV DPTR,#4000H

0842 7A40 MOV R2,#0400H

0844 7B00 SA64: MOV R3,#00H

0846 E0 SA63: MOVX A,@DPTR

0847 C3 CLR C

0848 28 ADD A,R0

0849 F8 MOV R0,A

084A E4 CLR A

084B 30 ADDC A,R1

084C F9 MOV R1,A

084D A3 INC DPTR

084E DBF6 DJNZ R3,SA63

0850 DAF2 DJNZ R2,SA64 ;R1,R0 CONTAIN THE COUNT

----- Send error count string -----

0852 120E51 LCALL SEND\_ST ;SEND THE MESSAGE

0855 0D 0A DB CR,LF

0857 4E 75 6D DB 'Number of Failed Bits With Walking 1-0 Pattern = ',ESC

086A 62 65 72 20 6F 66 20 46 61 60

0864 6C 65 64 20 42 69 74 73 20 57

086E 69 74 68 20 57 61 6C 68 69 6E

0878 67 20 31 2D 30 20 50 61 74 74

0882 65 72 6E 20 3D 20 1B

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 12  
06-18-92

0889 AA00 MOV R2,R0 ;SAVE LOWER ERROR COUNT R0  
088B E9 MOV A,R1  
088C 120E03 LCALL RVERT  
088F E9 MOV A,R1  
0890 120CBE LCALL PUTCH  
0893 E8 MOV A,R0  
0894 120CBE LCALL PUTCH  
0897 EA MOV A,R2  
0898 120E03 LCALL RVERT  
089B E9 MOV A,R1  
089C 120CBE LCALL PUTCH  
089F E8 MOV A,R0  
08A0 120CBE LCALL PUTCH  
;  
----- Send Loop count string -----  
;  
08A3 120E51 LCALL SEND\_ST ;SEND THE MESSAGE  
08A6 0D 0A DB CRLF  
08A8 4E 75 6D DB 'Number of Loops Completed With Walking 1-0 Pattern = ',ESC  
08AB 62 65 72 20 6F 66 20 4C 6F 6F  
08B5 70 73 20 43 6F 6D 70 6C 65 74  
08BF 65 64 20 57 69 74 68 20 57 61  
08C9 6C 68 69 6E 67 20 31 2D 30 20  
08D3 50 81 74 74 86 72 6E 20 3D 20  
08D0 1B  
  
08DE 903FF4 MOV DPTR,#R4\_ERR ;SEND MOST SIGNIFICANT DIGIT FIRST  
08E1 E0 MOVX A,@DPTR  
08E2 120E03 LCALL RVERT  
08E5 E9 MOV A,R1  
08E6 120CBE LCALL PUTCH  
08E9 EB MOV A,R0  
08EA 120CBE LCALL PUTCH  
08ED 903FF3 MOV DPTR,#R3\_ERR ;SEND NEXT SIGNIFICANT DIGIT FIRST  
08F0 E0 MOVX A,@DPTR  
08F1 120E03 LCALL RVERT  
08F4 E9 MOV A,R1  
08F5 120CBE LCALL PUTCH  
08F8 E8 MOV A,R0  
08F9 120CBE LCALL PUTCH  
  
08FC 120E4B LCALL PUTSPACE ;SPACE  
08FF 903FF2 MOV DPTR,#R2\_ERR ;SEND NEXT SIGNIFICANT DIGIT FIRST  
0902 E0 MOVX A,@DPTR  
0903 120E03 LCALL RVERT  
0906 E9 MOV A,R1  
0907 120CBE LCALL PUTCH  
090A E8 MOV A,R0  
090B 120CBE LCALL PUTCH  
090E 903FF1 MOV DPTR,#R1\_ERR ;SEND LEAST SIGNIFICANT DIGIT FIRST  
0911 E0 MOVX A,@DPTR  
0912 120E03 LCALL RVERT  
0915 E9 MOV A,R1  
0916 120CBE LCALL PUTCH  
0919 E8 MOV A,R0  
  
The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 13  
06-18-92  
  
091A 120CBE LCALL PUTCH  
091D 020639 LJMP MLOOP ;GO TO OPERATOR INPUT  
  
-----  
;COMMAND 7 - TEST BIT AT ADDRESS AAAA, 65,536 TIMES  
-----  
ISAT:  
0920 120CC8 LCALL GETECHO  
0923 FB MOV R3,A  
0924 120CC8 LCALL GETECHO  
0927 FC MOV R4,A  
0928 120CC8 LCALL GETECHO  
092B FD MOV R5,A  
092C 120CC8 LCALL GETECHO  
092F FE MOV R6,A  
0930 120E3C LCALL CRLF  
0933 EE MOV A,R6  
0934 120DDA LCALL XVERT  
  
0937 F8 MOV R0,A  
0938 ED MOV A,R5  
0939 120DDA LCALL XVERT  
093C C4 SWAP A  
093D 4200 ORL R0,A  
093F EC MOV A,R4  
0940 120DDA LCALL XVERT  
0943 F9 MOV R1,A  
0944 EB MOV A,R3  
0945 120DDA LCALL XVERT  
0948 C4 SWAP A  
0949 4201 ORL R1,A ;R0,R1 CONTAIN THE ADDRESS  
094B 7D00 MOV R6,#00  
094D 7E00 MOV R6,#00  
094F 7B28 MOV R3,#40  
0951 7C00 SA70: MOV R4,#00  
0953 7401 SA72: MOV A,#01  
0955 120CEE LCALL WRITE  
0958 120CCF LCALL READ  
095B 30E02A JNB 0E0H,SA71  
095E 7400 MOV A,#00  
0960 120CEE LCALL WRITE  
0963 120CCF LCALL READ  
0966 20E01F JB 0E0H,SA71  
0969 DCE8 SA73: DJNZ R4,SA72  
096B D8E4 DJNZ R3,SA70  
096D EE MOV A,R6  
096E 120E03 LCALL RVERT  
0971 E9 MOV A,R1  
0972 120CBE LCALL PUTCH  
0975 E8 MOV A,R0  
0976 120CBE LCALL PUTCH  
0979 ED MOV A,R5  
097A 120E03 LCALL RVERT  
097D E9 MOV A,R1  
097E 120CBE LCALL PUTCH  
0981 E8 MOV A,R0  
  
The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 14  
06-18-92  
  
0982 120CBE LCALL PUTCH  
0985 020639 LJMP MLOOP ;GO TO OPERATOR INPUT  
  
0988 C3 SA71: CLR C  
0989 7401 MOV A,#01  
098B 2D ADD A,R5  
098C FD MOV R5,A  
098D 7400 MOV A,#00  
098F 3E ADDC A,R6  
0990 FE MOV R6,A  
0991 80D6 SJMP SA73  
  
-----  
;COMMAND 8 - DUMP ADDRESSES OF BAD BITS  
-----  
0993 904000 ISAB: MOV DPTR,#4000H  
0996 7940 MOV R1,#40H  
0998 7800 SAB0: MOV R0,#00H  
099A E0 SAB2: MOVX A,@DPTR  
099B 20E008 JB 0E0H,SAB1  
099E A3 SAB3: INC DPTR  
099F D8F9 DJNZ R0,SAB2  
09A1 D9F5 DJNZ R1,SAB0  
09A3 020639 LJMP MLOOP ;GO TO OPERATOR INPUT  
  
09A6 E8 SAB1: MOV A,R0  
09A7 FB MOV R3,A  
09A8 E9 MOV A,R1  
09A9 120E03 LCALL RVERT  
09AC E9 MOV A,R1  
09AD 120CBE LCALL PUTCH  
09B0 E8 MOV A,R0  
09B1 120CBE LCALL PUTCH  
09B4 EB MOV A,R3  
09B5 120E03 LCALL RVERT  
09B8 E9 MOV A,R1  
09B9 120CBE LCALL PUTCH  
09BC E8 MOV A,R0  
09BD 120CBE LCALL PUTCH  
09C0 120E3C LCALL CRLF

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 15  
06-18-92

---

ISAB:

```

09C3 80D6 SJMP SA83
;COMMAND 9 - 1-0 TEST PATTERN
;
```

```

09C5 120CC8 LCALL GETECHO
09C8 FB MOV R3,A
09C9 120CC8 LCALL GETECHO
09CC FC MOV R4,A
09CD 120E3C LCALL CRLF
09D0 EC MOV A,R4
09D1 120DDA LCALL XVERT
;
```

```

0A32 FD MOV R5,A
0A33 120E3C LCALL CRLF
0A36 EC MOV A,R4
0A37 120DDA LCALL XVERT
0A3A F8 MOV R0,A
0A3B EB MOV A,R3
0A3C 120DDA LCALL XVERT
0A3F C4 SWAP A
0A40 4200 ORL R0,A ;A CONTAINS ADDRESS 0 TO 255
0A42 ED MOV A,R5 ;A CONTAINS DATA BYTE TO WRITE
0A43 7B00 MOV R3,#00 ;WRITE BYTE #00
0A45 120B9C LCALL WBYTE1 ;WRITE BYTE 1X ROUTINE
0A48 020639 LJMP MLOOP ;GO TO OPERATOR INPUT
;
```

---

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 16  
06-18-92

---

ISAB:

```

09D4 F8 MOV R1,A
09D6 EB MOV A,R3
09D8 120DDA LCALL XVERT
09D9 C4 SWAP A
09DA 4201 ORL R1,A
09DC E9 MOV A,R1
09DD FF MOV R7,A ;R7 CONTAINS NUMBER OF CYCLES TO TEST
;
```

```

09DE 7940 MOV R1,#040H ;CLEAR THE BAD BIT BUFFER IN RAM
09E0 7400 MOV A,#00
09E2 904000 MOV DPTR,#4000H
09E5 7800 SA90: MOV R0,#00H
09E7 F0 SA91: MOVX @DPTR,A
09E8 A3 INC DPTR
09E9 D6FC DJNZ R0,SA91
09EB D9F8 DJNZ R1,SA90
;
```

```

09ED 120BFC SA92: LCALL TEST10 ;EXECUTE WALKING TEST R7 TIMES
09F0 DFFB DJNZ R7,SA92
;
```

```

09F2 7800 MOV R0,#00
09F4 7900 MOV R1,#00 ;COUNT UP NUMBER OF FAILED BITS
09F6 904000 MOV DPTR,#4000H
09F9 7A40 MOV R2,#040H
09FB 7800 SA94: MOV R3,#00H
09FD E0 SA93: MOVX A,@DPTR
09FE C3 CLR C
09FF 28 ADD A,R0
0A00 F8 MOV R0,A
0A01 7400 MOV A,#00
0A03 39 ADDC A,R1
0A04 F9 MOV R1,A
0A05 A3 INC DPTR
0A06 DBF5 DJNZ R3,SA93
0A08 DAF1 DJNZ R2,SA94 ;R1,R0 CONTAIN THE COUNT
;
```

---

ISAC:

```

0A4B 120CC8 LCALL GETECHO
0A4E FB MOV R3,A
0A4F 120CC8 LCALL GETECHO
0A52 FC MOV R4,A
0A53 120E3C LCALL CRLF
0A56 EC MOV A,R4
0A57 120DDA LCALL XVERT
0A5A F8 MOV R0,A
0A5B EB MOV A,R3
0A5C 120DDA LCALL XVERT
0A5F C4 SWAP A
0A60 4200 ORL R0,A ;A CONTAINS ADDRESS 0 TO 255
0A62 7B00 MOV R3,#00
0A64 120BCA LCALL RBYTE1 ;WRITE BYTE 1X ROUTINE
;
```

```

0A67 120CBE LCALL PUTCH
0A6A 020639 LJMP MLOOP ;GO TO OPERATOR INPUT
;
```

---

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 17  
06-18-92

---

ISAC:

```

0A6D 120CC8 LCALL GETECHO
0A70 FB MOV R3,A
0A71 120CC8 LCALL GETECHO
0A74 FC MOV R4,A
0A75 120CC8 LCALL GETECHO
0A78 FD MOV R5,A
0A79 120E3C LCALL CRLF
0A7C EC MOV A,R4
0A7D 120DDA LCALL XVERT
;
```

---

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 16  
06-18-92

---

ISAA:

```

0A0A E8 MOV A,R0
0A0B FB MOV R3,A
0A0C E9 MOV A,R1
0A0D 120E03 LCALL RVERT
0A10 E9 MOV A,R1
0A11 120CBE LCALL PUTCH
0A14 E8 MOV A,R0
0A15 120CBE LCALL PUTCH
0A18 EB MOV A,R3
0A19 120E03 LCALL RVERT
0A1C E9 MOV A,R1
0A1D 120CBE LCALL PUTCH
0A20 E8 MOV A,R0
0A21 120CBE LCALL PUTCH
0A24 020639 LJMP MLOOP ;GO TO OPERATOR INPUT
;
```

---

ISAA:

```

;ISAA ROUTINE - WRITE BYTE AT ADDRESS NN DATA D
;
```

---

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 16  
06-18-92

---

ISAA:

```

0A27 120CC8 LCALL GETECHO
0A2A FB MOV R3,A
0A2B 120CC8 LCALL GETECHO
0A2E FC MOV R4,A
0A2F 120CC8 LCALL GETECHO
;
```

---

ISAD:

```

0A80 F8 MOV R0,A
0A81 EB MOV A,R3
0A82 120DDA LCALL XVERT
0A85 C4 SWAP A
0A86 4200 ORL R0,A ;A CONTAINS ADDRESS 0 TO 255
0A88 ED MOV A,R5 ;A CONTAINS DATA BYTE TO WRITE
0A89 7B00 MOV R3,#00H
0A8B F560 MOV R0,A ;R6 CONTAINS DATA
0A8D 8861 MOV R1H,R0 ;R7 CONTAINS ADDRESS
0A8F 120B9C LCALL WBYTE1 ;WRITE BYTE 1X ROUTINE
0A92 7B08 MOV R3,#08H
0A94 E560 MOV A,#08H
0A96 A861 MOV R0,#1H
0A98 120B9C LCALL WBYTE1
0A9B 7B10 MOV R3,#10H
0A9D E560 MOV A,#06H
0A9F A861 MOV R0,#1H
0AA1 120B9C LCALL WBYTE1
0AA4 7B18 MOV R3,#18H
0AA6 E560 MOV A,#08H
0AA8 A861 MOV R0,#1H
0AAA 120B9C LCALL WBYTE1
0AAD 7B20 MOV R3,#20H
0AAF E560 MOV A,#08H
0AB1 A861 MOV R0,#1H
0AB3 120B9C LCALL WBYTE1 ;IT'S WRITTEN 5 TIMES
0AB6 020639 LJMP MLOOP ;GO TO OPERATOR INPUT
;
```

---

ISAD:

```

;ISAD ROUTINE - READ BYTE AT ADDRESS NN DATA D 5 TIMES
;
```

ISAD:  
 0ABC9 120CC8 LCALL GETECHO  
 0ABC FB MOV R3,A  
 0ABD 120CC8 LCALL GETECHO  
 0AC0 FC MOV R4,A  
 0AC1 120E3C LCALL CRLF  
 0AC4 EC MOV A,R4  
 0AC5 120DDA LCALL XVERT  
 0AC8 F8 MOV R0,A  
 0AC9 EB MOV A,R3  
 0ACA 120DDA LCALL XVERT  
 0ACD C4 SWAP A  
 0ACE 4200 ORL R0,A ;R0 CONTAINS ADDRESS 0 TO 255  
 0ADD 120B37 LCALL RDRBY  
 0AD3 020630 LJMP MLOOP ;GO TO OPERATOR INPUT

0B26 E0 MOVX A, @DPTR  
 The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 19  
 06-18-92

0B27 D4 INC A  
 0B28 F0 MOVX @DPTR,A  
 0B29 F8 MOV R0,A  
 0B2A 120B37 LCALL RDRBY  
 0B2D 904100 MOV DPTR,#4100H  
 0B30 E0 MOVX A, @DPTR  
 0B31 F8 MOV R0,A  
 0B32 D8EC DJNZ R0,ISAG1  
 0B34 020639 LJMP MLOOP ;GO TO OPERATOR INPUT

; READ ERROR BYTE - R0 CONTAINS ADDRESS

0B37 AE00 RDRBY: MOV R6,R0 ;R6 CONTAINS ADDRESS  
 0B39 7B00 MOV R3,#00H  
 0B3B 904000 MOV DPTR,#4000H  
 0B3E 120BCA LCALL RBYTE1 ;READ BYTE 1X ROUTINE  
 0B41 F0 MOVX @DPTR,A  
 0B42 A3 INC DPTR  
 0B43 7B08 MOV R3,#08H  
 0B45 A806 MOV R0,R6  
 0B47 120BCA LCALL RBYTE1  
 0B4A F0 MOVX @DPTR,A  
 0B4B A3 INC DPTR  
 0B4C 7B10 MOV R3,#10H  
 0B4E A806 MOV R0,R6  
 0B50 120BCA LCALL RBYTE1  
 0B53 F0 MOVX @DPTR,A  
 0B54 A3 INC DPTR  
 0B55 7B18 MOV R3,#18H  
 0B57 A806 MOV R0,R6  
 0B59 120BCA LCALL RBYTE1  
 0B5C F0 MOVX @DPTR,A  
 0B5D A3 INC DPTR  
 0B5E 7B20 MOV R3,#20H  
 0B60 A806 MOV R0,R6  
 0B62 120BCA LCALL RBYTE1  
 0B65 F0 MOVX @DPTR,A

; ALL 5 BYTES READ - LAST ONE IS IN A

0B66 7B00 MOV R1,#00  
 0B68 7B08 MOV R0,#08  
 0B6A 904000 BAD3: MOV DPTR,#4000H  
 0B6D 7A05 MOV R2,#05 ;BIT COUNT  
 0B6F 7B00 MOV R3,#00  
 0B71 EE MOV A,R6  
 0B72 E0 BAD1: MOVX A, @DPTR  
 0B73 5401 ANL A,#1 ;CHECK BIT 1  
 0B75 2B ADD A,R3  
 0B76 FB MOV R3,A  
 0B77 E0 MOVX A, @DPTR  
 0B78 13 RRC A  
 0B79 F0 MOVX @DPTR,A  
 0B7A A3 INC DPTR  
 0B7B DAF5 DJNZ R2,BAD1

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 20  
 06-18-92

0B7D BB0502 CJNE R3,#5,ISNO5  
 0B80 618F AJMP ISAA1  
 0B82 BB0402 ISNO5: CJNE R3,#4,ISNO4  
 0B85 618F AJMP ISAA1  
 0B87 BB0302 ISNO4: CJNE R3,#3,ISNO3  
 0B8A 618F AJMP ISAA1  
 0B8C C3 ISNO3: CLR C  
 0B8D 6192 AJMP BAD2  
 0B8F 7401 ISAA1: MOV A,#1  
 0B91 13 RRC A  
 0B92 E9 BAD2: MOV A,R1  
 0B93 13 RRC A  
 0B94 F9 MOV R1,A ;ROTATE BIT INTO R1  
 0B95 DBD3 DJNZ R0,BAD3  
 0B97 E9 MOV A,R1  
 0B98 120CBE LCALL PUTCH  
 0B9B 22 RET

; ISAG - READ ADDRESS 01 TO 41 (40 BYTES WITH ERROR CORRECTION)

0B15 904100 ISAG: MOV DPTR,#4100H  
 0B18 742B MOV A,#40  
 0B1A F0 MOVX @DPTR,A  
 0B1B F8 MOV R0,A  
 0B1C 7400 MOV A,#00  
 0B1E A3 INC DPTR  
 0B1F F0 MOVX @DPTR,A  
 0B20 904100 ISAG1: MOV DPTR,#4100H  
 0B23 E8 MOV A,R0  
 0B24 F0 MOVX @DPTR,A  
 0B25 A3 INC DPTR

```

; WBYTE 1 ROUTINE

089C AD00 WBYTE1: MOV R5,R0
089E FC MOV R4,A
089F 7900 MOV R1,#00
08A1 E8 MOV A,R0
08A2 C3 CLR C
08A3 33 RLC A
08A4 F8 MOV R0,A
08A5 E9 MOV A,R1
08A6 33 RLC A
08A7 F9 MOV R1,A
08A8 E8 MOV A,R0
08A9 33 RLC A
08AA F8 MOV R0,A
08AB E9 MOV A,R1
08AC 33 RLC A
08AD F9 MOV R1,A
08AE E8 MOV A,R0
08AF 33 RLC A
08B0 F8 MOV R0,A
08B1 E9 MOV A,R1
08B2 33 RLC A ;R0,R1 CONTAIN BIT ADDRESS
08B3 48 ORL A,R3 ;OR WITH UPPER ADDRESS FOR BYTE # IN R3
08B4 F9 MOV R1,A
08B5 7A08 MOV R2,#8
08B7 EC WBYLP: MOV A,R4
08B8 6401 ANL A,#1
08BA 120CEE LCALL WRITE
08BD EC MOV A,R4
08BE C3 CLR C
08BF 13 RRC A
08C0 FC MOV R4,A
08C1 C3 CLR C

```

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 21  
06-18-92

```

08C2 08 INC R0
08C3 E9 MOV A,R1
08C4 3400 ADDC A,#0
08C5 F9 MOV R1,A
08C7 DAEE DJNZ R2,WBYLP
08C9 22 RET

```

; RBYTE 1 ROUTINE

```

08CA AD00 RBYTE1: MOV R5,R0
08CC 7C00 MOV R4,#00
08CE 7900 MOV R1,#00
08D0 E8 MOV A,R0
08D1 33 RLC A
08D2 F8 MOV R0,A
08D3 E9 MOV A,R1
08D4 33 RLC A
08D5 F9 MOV R1,A
08D6 EB MOV A,R0
08D7 33 RLC A
08D8 F8 MOV R0,A
08D9 E9 MOV A,R1
08DA 33 RLC A
08DB F9 MOV R1,A
08DC E8 MOV A,R0
08DD 33 RLC A
08DE F8 MOV R0,A
08DF E9 MOV A,R1
08E0 33 RLC A ;R0,R1 CONTAIN BIT ADDRESS
08E1 48 ORL A,R3 ;R3 CONTAINS UPPER ADDRESS BITS
08E2 F9 MOV R1,A

```

```

08E3 7A08 MOV R2,#8
08E5 120CCF RBYLP: LCALL READ
08E8 13 RRC A
08E9 13 RRC A ; BIT 7 OF A CONTAINS DATA BIT
08EA 5480 ANL A,#80H
08EC FB MOV R3,A
08ED EC MOV A,R4
08EE C3 CLR C
08EF 13 RRC A

```

```

08F0 4B ORL A,R3
08F1 FC MOV R4,A
08F2 C3 CLR C
08F3 08 INC R0
08F4 E9 MOV A,R1
08F5 3400 ADDC A,#0
08F7 F9 MOV R1,A
08F8 DAEB DJNZ R2,RBYLP
08FA EC MOV A,R4
08FB 22 RET

```

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 22  
06-18-92

; TEST 1-0 ROUTINE WRITE 1, READ , WRITE 0, READ

```

08FC 904000 TEST10: MOV DPTR,#4000H
08FF 7940 MOV R1,#040H
0C01 7800 TT100: MOV R0,#00H
0C03 7401 TT103: MOV A,#01
0C05 120D3A LCALL LWRITE
0C08 120D19 LCALL LREAD
0C0B 30E011 JNB 0E0H,TT101
0C0E 7400 MOV A,#00
0C10 120D3A LCALL LWRITE
0C13 120D19 LCALL LREAD
0C16 20E006 JB 0E0H,TT101
0C18 A3 TT102: INC DPTR
0C1A D8E7 DJNZ R0,TT103
0C1C D9E3 DJNZ R1,TT100
0C1E 22 RET
0C1F 7401 TT101: MOV A,#01
0C21 F0 MOVX @DPTR,A
0C22 80F5 SJMP TT102

```

; WALKING 1 - 0 TEST ROUTINE

```

0C24 904000 WALK10: MOV DPTR,#4000H
0C27 7400 MOV A,#0
0C29 120CA8 LCALL FILL
0C2C 7940 MOV R1,#040H
0C2E 7800 W100: MOV R0,#00H
0C30 120D19 W101: LCALL LREAD
0C33 20E011 JB 0E0H,W102
0C36 7401 MOV A,#01
0C38 120D3A LCALL LWRITE
0C3B 120D19 LCALL LREAD
0C3E 30E006 JNB 0E0H,W102
0C41 A3 W103: INC DPTR
0C42 D8E6C DJNZ R0,W101
0C44 D9E8 DJNZ R1,W100
; SJMP W104
0C46 22 RET
0C47 7401 W102: MOV A,#1
0C49 F0 MOVX @DPTR,A
0C4A 80F5 SJMP W103

```

```

0C4C 904000 W104: MOV DPTR,#4000H
0C4F 7940 MOV R1,#040H
0C51 7800 W105: MOV R0,#00H
0C53 120D19 W107: LCALL LREAD
0C56 30E007 JNB 0E0H,W106
0C59 A3 W109: INC DPTR
0C5A D8F7 DJNZ R0,W107
0C5C D9F3 DJNZ R1,W105
0C5E 8005 SJMP W108
0C60 7401 W106: MOV A,#1

```

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 23  
06-18-92

```

0C62 F0 MOVX @DPTR,A
0C63 80F4 SJMP W109
0C65 904000 W108: MOV DPTR,#4000H
0C68 7401 MOV A,#1
0C6A 120CA8 LCALL FILL
0C6D 7940 MOV R1,#040H
0C6F 7800 W100A: MOV R0,#00H

```

```

0C71 120D19 W101A: LCALL LREAD
0C74 30E012 JNB 0E0H,W102A
0C77 7400 MOV A,#0
0C79 120D3A LCALL LWRITE
0C7C 120D19 LCALL LREAD
0C7F 20E007 JB 0E0H,W102A
0C82 A3 W103A: INC DPTR
0C85 D8EC DJNZ R0,W101A
0C85 D8E8 DJNZ R1,W100A
0C87 8005 SJMP W104A
0C89 7401 W102A: MOV A,#1
0C88 F0 MOVX @DPTRA
0C8C 80F4 SJMP W103A

0C8E 904000 W104A: MOV DPTR,#4000H
0C91 7940 MOV R1,#040H
0C93 7800 W105A: MOV R0,#00H
0C95 120D19 W107A: LCALL LREAD
0C98 20E007 JB 0E0H,W106A
0C9B A3 W109A: INC DPTR
0C9C D8F7 DJNZ R0,W107A
0C9E D9F3 DJNZ R1,W105A
0CA0 8005 SJMP W106A
0CA2 7401 W106A: MOV A,#1
0CA4 F0 MOVX @DPTRA
0CA5 80F4 SJMP W106A
0CA7 22 W108A: RET

```

:FILL RAM ROUTINE

```

FILL:
0CAB FC MOV R4,A
0CAB 7940 MOV R1,#040H
0CAB 7800 FILL0: MOV R0,#00H
0CAD EC FILL1: MOV A,R4
0CAE 120D3A LCALL LWRITE
0CB1 D8FA DJNZ R0,FILL1
0CB3 D9F6 DJNZ R1,FILL0
0CB5 22 RET

```

:GETCH SUBROUTINE

```

0CB6 3098FD GETCH: JNB RI,GETCH ;wait for a keyboard response
0CB9 C298 CLR RI

```

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 24  
06-18-92

```

0CBB E500 MOV A,SBUF ;read the serial buffer
0CBD 22 RET

```

:PUTCH SUBROUTINE

```

0CBE C299 PUTCH: CLR TI

```

```

0CC0 F500 XF1: MOV SBUF,A
0CC2 3099FD XF2: JNB TI,XF2 ;WAIT FOR BUFFER TO CLEAR
0CC5 C299 CLR TI ;CLR FLAG
0CC7 22 RET

```

:GETECHO SUBROUTINE - GET AND ECHO CHARACTER

```

GETECHO:
0CC8 120CB6 LCALL GETCH
0CCB 120CBE LCALL PUTCH
0CCE 22 RET

```

:READ MRAM LOCATION SUBROUTINE  
:R0 CONTAINS LOWER 8 BITS OF ADDRESS  
:R1 CONTAINS UPPER 8 BITS OF ADDRESS  
:DATA IS RETURNED IN A

```

0CCF E8 READ: MOV A,R0
0CD0 F580 MOV P0,A
0CD2 E9 MOV A,R1
0CD3 44C0 ORL A,#0C0H
0CD5 F5A0 MOV P2,A
0CD7 53A07F ANL P2,#7FH
0CD8 00 NOP

```

```

0CDB 00 NOP
0CDC 00 NOP
0CDD 00 NOP
0CDE 00 NOP
0CDF 20B406 JB T0,RD1A
0CE2 7400 MOV A,#0
0CE4 43A0C0 ORL P2,#0C0H
0CE7 22 RET
0CE8 7401 RD1A: MOV A,#1
0CEA 43A0C0 ORL P2,#0C0H
0CED 22 RET

```

:WRITE MRAM LOCATION SUBROUTINE  
:R0 CONTAINS LOWER 8 BITS OF ADDRESS  
:R1 CONTAINS UPPER 8 BITS OF ADDRESS  
:DATA IS IN 0E0H

```

0CEE 20E014 WRITE: JB 0E0H,W1
0CF1 530FB ANL P1,#0FBH
0CF4 E8 MOV A,R0
0CF6 F580 MOV P0,A
0CF7 E9 MOV A,R1

```

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 25  
06-18-92

```

0CF8 54BF ANL A,#0BFH
0CFA 44B0 ORL A,#0B0H
0FCF F5A0 MOV P2,A
0CFE 53A07F ANL P2,#7FH
0D01 43A0B0 ORL P2,#0B0H
0D04 22 RET
0D05 439004 W1: ORL P1,#04H
0D08 E8 MOV A,R0
0D09 F580 MOV P0,A
0D0B E9 MOV A,R1
0D0C 54BF ANL A,#0BFH
0D0E 44B0 ORL A,#0B0H
0D10 F5A0 MOV P2,A
0D12 53A07F ANL P2,#7FH
0D15 43A0B0 ORL P2,#0B0H
0D18 22 RET

```

:LREAD MRAM LOCATION SUBROUTINE  
:R0 CONTAINS LOWER 8 BITS OF ADDRESS + 1  
:R1 CONTAINS UPPER 8 BITS OF ADDRESS + 1  
:DATA IS RETURNED IN A

```

LREAD:
0D19 E8 MOV A,R0
0D1A 14 DEC A
0D1B F580 MOV P0,A
0D1D E9 MOV A,R1
0D1E 14 DEC A
0D1F 44C0 ORL A,#0C0H
0D21 F5A0 MOV P2,A
0D23 53A07F ANL P2,#7FH
0D26 00 NOP
0D27 00 NOP
0D28 00 NOP
0D29 00 NOP
0D2A 00 NOP
0D2B 20B406 JB T0,LRA1
0D2E 7400 MOV A,#0
0D30 43A0C0 ORL P2,#0C0H
0D33 22 RET
0D34 7401 LRA1: MOV A,#1
0D36 43A0C0 ORL P2,#0C0H
0D39 22 RET

```

:LWRITE MRAM LOCATION SUBROUTINE  
:R0 CONTAINS LOWER 8 BITS OF ADDRESS + 1  
:R1 CONTAINS UPPER 8 BITS OF ADDRESS + 1  
:DATA IS IN 0E0H

```

0D3A 20E016 LWRITE: JB 0E0H,LW1
0D3D 530FB ANL P1,#0FBH
0D40 E8 MOV A,R0
0D41 14 DEC A

```

```

0D42 F580    MOV P0,A
0D44 E9    MOV A,R1
0D45 14    DEC A
0D46 54BF    ANL A,#0BFH
0D48 4480    ORL A,#080H
0D4A F5A0    MOV P2,A
0D4C 53A07F    ANL P2,#7FH
0D4F 43A080    ORL P2,#080H
0D52 22    RET
0D53 430004    LW1: ORL P1,#04H
0D55 E8    MOV A,R0
0D57 14    DEC A
0D58 F580    MOV P0,A
0D5A E9    MOV A,R1
0D5B 14    DEC A
0D5C 54BF    ANL A,#0BFH
0D5E 4480    ORL A,#080H
0D60 F5A0    MOV P2,A
0D62 53A07F    ANL P2,#7FH
0D65 43A080    ORL P2,#080H
0D68 22    RET

```

;-----  
;ACTIVATE SHIFT REGISTER ROUTINE  
;

```

0D69 750003 ACTIV: MOV P1,#3 ;BRING LOWPOW AND TEST HIGH
0D6C 750001 MOV P1,#1 ;LEAVE TEST HIGH
0D6F 120D79 LCALL DELAY1
0D72 750000 MOV P1,#0
0D75 120D9D LCALL SHIFT
0D78 22 RET

```

;-----  
;DELAY ROUTINE  
;

```

0D79 7C0A DELAY1: MOV R4,#10
0D7B 7800 DL1: MOV R3,#00
0D7D EB DL2: MOV A,R3
0D7E EB MOV A,R3
0D7F DBFC DJNZ R3,DL2
0D81 DCF8 DJNZ R4,DL1
0D83 22 RET

```

;-----  
;DE-ACTIVATE SHIFT REGISTER ROUTINE  
;

```

0D84 750002 DACTIV: MOV P1,#2 ;BRING LOWPOW AND TEST HIGH
0D87 750000 MOV P1,#0 ;LEAVE TEST HIGH.
; TRANSMIT 24 'W'S TO CONSOLE TO GIVE A 50ms Delay
0D8A A818 MOV R0,24
0D8C 7477 DACT1: MOV A,#W
0D8E C299 CLR TI
0D90 F599 MOV SBUF,A

```

```

0D92 3000FD DXF2: JNB TI,DXF2 ;WAIT FOR BUFFER TO CLEAR
0D95 C299 CLR TI ;CLR FLAG
0D97 D8F3 DJNZ R0,DACT1
0D99 750000 MOV P1,#0
0D9C 22 RET

```

;-----  
;PROGRAM SHIFT REGISTER ROUTINE  
;DATA IS IN HEX FORMAT AT LOCATIONS 20H TO 33H  
;

```

0D9D 750037 SHIFT: MOV P0,#37H
0DA0 75A0DF MOV P2,#0DFH ;SET UP ADDRESS BUS
0DA3 430001 ORL P1,#1 ;MAKE TEST HIGH
0DA6 53A07F ANL P2,#7FH ;CE GOES LOW
0DA9 5300FE ANL P1,#0FEH ;TEST GOES LOW
; START THE SHIFTING PROCESS
0DAC 7913 MOV R1,#19 ;19 HEX DIGITS
0DAE 7820 MOV R0,#20H ;R2 IS POINTER TO HEX DIGIT
0DB0 E6 SHFTDO: MOV A,0R0 ;A CONTAINS ASCII DIGIT

```

```

0DB1 120DDA LCALL XVERT ;CONVERT TO BINARY
0DB4 C4 SWAP A
;EXECUTE THE SHIFTING FUNCTION 4 TIMES
0DB5 7B04 MOV R3,#04H
0DB7 53A0FB SHFT1: ANL P2,#0FBH ;SET CLK TO LOW
0DBA 33 RLC A ;ROTATE A RIGHT THROUGH THE CARRY
0DBB 4005 JC SHFT11
0DBD 53A0FE ANL P2,#0FEH ;SET DATA TO A 0
0DC0 8003 SJMP SHFT10
0DC2 43A001 SHFT11: ORL P2,#01H ;SET DATA TO A 1
0DC5 43A004 SHFT10: ORL P2,#04H ;RISING EDGE OF CLK SHIFTS IN DATA
0DC8 DBED DJNZ R3,SHFT1 ;DO IT 4 TIMES

```

```

0DCA 08 INC R0
0DCB D9E3 DJNZ R1,SHFTDO
0DCD 43A007 ORL P2,#07H ;BRING ALL CLK,DAT,LAT HIGH
0DD0 53A0FD ANL P2,#0FDH ;BRING LAT LOW
0DD3 43A007 ORL P2,#07H ;BRING LAT HIGH
0DD6 75A0FF MOV P2,#0FFH ;END THE CYCLE
0DD9 22 RET

```

;-----  
;XVERT SUBROUTINE - CONVERTS ASCII HEX TO BINARY  
;

```

0DDA B44102 XVERT: CJNE A,#'A',SHA
0DDD 801E SJMP SHA1
0DDF B44202 SHA: CJNE A,#'B',SHB
0DE2 8019 SJMP SHL1
0DE4 B44302 SHB: CJNE A,#'C',SHC
0DE7 8014 SJMP SHL1
0DE9 B44402 SHC: CJNE A,#'D',SHD
0DEC 800F SJMP SHL1
0DEE B44502 SHD: CJNE A,#'E',SHE
0DF1 800A SJMP SHL1
0DF3 B44602 SHE: CJNE A,#'F',SHF

```

```

0DF6 8005 SJMP SHL1
0DF8 C3 SHF: CLR C
0DF9 9430 SUBB A,#0 ;IS A NUMBER
0DFB 8005 SJMP SHG
0DFD C3 SHL1: CLR C
0DFA 8441 SUBB A,#'A' ;IS A LETTER
0E00 240A ADD A,#0AH
0E02 22 SHG: RET ;A CONTAINS THE NEXT 4 BITS IN LSB'S

```

;-----  
;RVERT SUBROUTINE - CONVERTS BINARY TO ASCII HEX  
;

```

0E03 F5F0 RVERT: MOV B,A
0E05 540F ANL A,#0FH
0E07 120E15 LCALL RVERT1
0E0A F8 MOV R0,A
0E0B E5F0 MOV A,B
0E0D C4 SWAP A
0E0E 540F ANL A,#0FH
0E10 120E15 LCALL RVERT1
0E13 F9 MOV R1,A
0E14 22 RET

```

```

0E15 B40A02 RVERT1: CJNE A,#0AH,RHA
0E18 801D SJMP RHL1
0E1A B40B02 RHA: CJNE A,#08H,RHB
0E1D 8018 SJMP RHL1
0E1F B40C02 RHB: CJNE A,#0CH,RHC
0E22 8013 SJMP RHL1
0E24 B40D02 RHC: CJNE A,#0DH,RHD
0E27 800E SJMP RHL1
0E29 B40E02 RHD: CJNE A,#0EH,RHE
0E2C 8009 SJMP RHL1
0E2E B40F02 RHE: CJNE A,#0FH,RHF
0E31 8004 SJMP RHL1
0E33 2430 RHF: ADD A,#0 ;IS A NUMBER
0E35 8004 SJMP RHG
0E37 2441 RHG: ADD A,#'A' ;IS A LETTER
0E39 940A SUBB A,#0AH
0E3B 22 RHG: RET ;A CONTAINS THE NEXT 4 BITS IN LSB'S

```

;-----  
;CRLF SUBROUTINE - SENDS CARRIAGE RETURN LINEFEED  
;

```

CRLF:
0E3C C0E0 PUSH ACC
0E3E 740D MOV A,#0DH :SEND CARRAGE RETURN
0E40 120CBE LCALL PUTCH :ECHO CHARACTER
0E43 740A MOV A,#0AH :SEND LINE FEED
0E45 120CBE LCALL PUTCH :ECHO CHARACTER
0E48 D0E0 POP ACC
0E4A 22 RET

;SPACE SUBROUTINE - SENDS SPACE

```

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 29  
06-18-92

```

PUTSPACE:
0E4B 7420 MOV A,#SPACE :SEND SPACE
0E4D 120CBE LCALL PUTCH
0E50 22 RET

```

Send a string to serial xmitter

```

SEND_ST:
0E51 8583F0 MOV B,DPH :SAVE THE DATA POINTER
0E54 E582 MOV A,DPL
0E56 D083 POP DPH :LOAD DPTR WITH FIRST CHARACTER
0E58 D082 POP DPL
0E5A C0F0 PUSH B
0E5C C0E0 PUSH ACC :SAVE DATA POINTER REGISTERS
0E5E E4 CLR A :ZERO OFFSET
0E5F 93 MOVC A,@A+DPTR :FETCH FIRST CHARACTER OF STRING

SEND_IT:
0E60 120CBE LCALL PUTCH :SEND IT
0E63 A3 INC DPTR :BUMP THE POINTER
0E64 E4 CLR A
0E65 93 MOVC A,@A+DPTR :GET THE NEXT CHARACTER TO SEND
0E66 B41BF7 CJNE A,#ESC,SEND_IT :LOOP UNTIL ESC IS FOUND
0E69 8583F0 MOV B,DPH :SAVE RETURN ADDRESS
0E6C E582 MOV A,DPL
0E6E D082 POP DPL :RESTORE DATA POINTER REGISTER
0E70 D083 POP DPH
0E72 C0E0 PUSH ACC :SAVE RETURN ADDRESS
0E74 C0F0 PUSH B
0E76 7401 MOV A,#1 :RETURN TO CODE AFTER ESC
0E7B 22 RET

```

```

ISA7.....L 0020
ISA8.....L 0003
ISA9.....L 09C5
ISA.....L 0A27
ISA1.....L 0B8F
ISA2.....L 044B
ISA3.....L 0A6D
ISA4.....L 0AB9
ISA5.....L 0AD6
ISA6.....L 0AD8
ISA7.....L 0AE0
ISA8.....L 0ADA
ISA9.....L 0AF4
ISA10.....L 0AF6
ISA11.....L 0AFC
ISA12.....L 0AF8
ISA13.....L 0B15
ISA14.....L 0B20
ISA15.....L 0B8C
ISA16.....L 0B87
ISA17.....L 0B82
LF.....I 000A
LRA1.....L 0034
LREAD.....L 0D19
LW1.....L 0053

```

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 31  
06-18-92

```

LWRITE.....L 0D3A
MLOOP.....L 0639
MLOOP1.....L 063C
NO1.....L 0645
NO2.....L 064B
NO3.....L 0651
NO4.....L 0657
NO5.....L 065D
NO6.....L 0663
NO7.....L 0669
NO8.....L 066F
NO9.....L 0675
NOA.....L 067B
NOB.....L 0681
NOC.....L 0687
NOD.....L 068D
NOE.....L 0693
NOF.....L 0699
NOG.....L 069F
PUTCH.....L 0CBE
PUTSPACE.....L 0E4B
R10.....I 0009
R11.....I 000A
R12.....I 000B
R13.....I 000C
R14.....I 000D
R15.....I 000E
R16.....I 000F
R17.....I 0010
R1_ERR.....I 9FF1
R2_ERR.....I 3FF2
R3_ERR.....I 9FF3
R4_ERR.....I 3FF4
RBYLP.....L 08E5
RBYTE1.....L 0BCA
RD1A.....L 0CE8
RDRBY.....L 0B37
READ.....L 0CCF
RHA.....L 0E1A
RHB.....L 0E1F
RHC.....L 0E24
RHD.....L 0E29
RHE.....L 0E2E
RHF.....L 0E33
RHG.....L 0E3B
RHL1.....L 0E37
RVERT.....L 0E03
RVERT1.....L 0E15
SA60.....L 07B6
SA61.....L 07B8
SA611.....L 07BE
SA62.....L 0807
SA622.....L 0832
SA623.....L 0834

```

0030 END START

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 30  
06-18-92

%T	Symbol Name	Type	Value
ACTIV		L	0D69
BAD1		L	0B72
BAD2		L	0B92
BAD3		L	0B6A
CRL		I	0000
CRLF		L	0E3C
DACT1		L	0D8C
DACTV		L	0D84
DELAY1		L	0D70
DL1		L	0D7B
DL2		L	0D7D
DXF2		L	0D92
ESC		I	001B
FILL		L	0CA8
FILL0		L	0CAB
FILL1		L	0CAD
FLAG		I	3FF0
GETCH		L	0CB6
GETECHO		L	0CC8
GOON		L	0068
ISA1		L	06A1
ISA2		L	06D6
ISA3		L	070B
ISA31		L	070F
ISA4		L	071B
ISA5		L	0720
ISA6		L	0725

SA63.....L 0848

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 32  
06-18-92

SA64.....L 0844  
SA70.....L 0951  
SA71.....L 0888  
SA72.....L 0953  
SA73.....L 0869  
SA80.....L 0998  
SA81.....L 09A8  
SA82.....L 099A  
SA83.....L 099E  
SA90.....L 09E5  
SA91.....L 09E7  
SA92.....L 09ED  
SA93.....L 09FD  
SA94.....L 09FB  
SEND.....U 0000  
SEND\_IT.....L 0E80  
SEND\_ST.....L 0E51  
SHA.....L 0DDF  
SHB.....L 0DE4  
SHC.....L 0DE9  
SHD.....L 0DEE  
SHE.....L 0DF3  
SHF.....L 0DF8  
SHFT1.....L 0DB7  
SHFT10.....L 0DC5  
SHFT11.....L 0DC2  
SHFTDO.....L 0DB0  
SHG.....L 0E02  
SHIFT.....L 0D9D  
SHL1.....L 0DFD  
SKIPALL.....L 0088  
SPACE.....I 0020  
START.....L 0030  
TEST10.....L 0BFC  
TT100.....L 0C01  
TT101.....L 0C1F  
TT102.....L 0C19  
TT103.....L 0C03  
W1.....L 0005  
W100.....L 0C2E  
W100A.....L 0C6F  
W101.....L 0C30  
W101A.....L 0C71  
W102.....L 0C47  
W102A.....L 0C89  
W103.....L 0C41  
W103A.....L 0C82  
W104.....L 0C4C  
W104A.....L 0C8E  
W105.....L 0C51  
W105A.....L 0C93  
W106.....L 0C60  
W106A.....L 0CA2  
W107.....L 0C53  
W107A.....L 0C95

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 33  
06-18-92

W108.....L 0C85  
W108A.....L 0CA7  
W109.....L 0C59  
W109A.....L 0C98  
WALK10.....L 0C24  
WBILP.....L 0BB7  
WBYTE1.....L 0B9C  
WLOOP.....L 005A  
WRITE.....L 0CEE  
XF1.....L 0CC0  
XF2.....L 0CC2  
XVERT.....L 0DDA

,%Z

00 Errors (0000)

## **SECTION 3**

### **WAFER BUS DESIGN**

### **3.1 Introduction**

The wafer bus design was essentially complete as of the end of the third quarter of this program.

Changes were made to the 16K chip's internal signals which did not affect the chip size as explained in detail in the fourth quarter report. As a result, no additions were required to the die area and the wafer bus design remained as is.

NVE plans to wait for Honeywell SSEC to produce some wafers with good 16K parts before ordering the manufacture of the wafer bus masks . Honeywell had planned to have 16K wafers with the new timing sequence through their process line by the end of August. However, due to process problems, this did not occur. The current plan is to have parts by the ends of November. At this time, NVE will procure and test some of these wafers, and upon verifying proper operation of the parts, will order the wafer bus masks.

## **SECTION 4**

### **TEST CHIP**

## **4.1 Introduction**

NVE decided early on in this program that a test chip incorporating the MRAM bit required by the 1 Meg design would be desirable. Having a working GMR bit with the dimensions required by the 1 Meg would allow electrical specifications and tolerances to be finalized with confidence; in addition, any processing issues affecting the layout of the design would become apparent and could be addressed.


This test chip was designed and laid out during the fifth quarter. NVE has had the masks manufactured, and the first batch of test chips is currently in processing at NVE's lab. During the sixth quarter, NVE plans to test the chips and make whatever design and process modifications are required in order to produce a working bit using GMR materials.

## **4.2 Test Chip Design**


The test chip was designed to incorporate a wide variety of bit configurations, in order to fully characterize an MRAM bit manufactured with GMR materials. Some bits were designed as near duplicates of the ones used by NVE on the 16K MRAM chip, some were designed to be exactly or almost exactly the size required by the 1 Meg bit specification, and some were designed to test the fundamental limits of the materials by being very small. NVE also included some bits that do not have a taper at either end. The taper is normally included to trap magnetic domain walls and prevent them from travelling to the next bit on the string and upsetting it. The bits with no taper could be designed because the GMR material in these bits is not connected together along the bit string; thus the magnetic domains cannot leave the bit. If these particular bits work as designed, they would lead to a large increase in array density, because the taper used on all bits up to this point is a fundamental limit to the density of the array.

The chip also incorporates various testing structures for checking contact and GMR material resistance, mask alignment, metal structure integrity, etc. The following pages contain plots of the entire chip and all the MRAM arrays found on it.


The plot below shows the entire test chip. Material test structures occupy the extreme right and left sides of the chip, as well as the bottom row. The fifteen blocks with bonding pads are the test arrays of different MRAM bits.




The plot below is a closer look at one of the MRAM test arrays. The dense area in the middle is the array of bits. The I/O pads(for bonding or probing) are clearly visible at the periphery of the array. The pad arrangement matches a standard probe card NVE uses to test die. The dark area around the array is essentially a "street" within the die, where all deposited layers have been stripped away. The die can be cut along these streets, so that individual test arrays can be cut out of the die and packaged for easier handling and testing.




The plot below is a close up of one of the three different MRAM bit arrays designed on this test chip. The sense lines run vertically, and the word lines run horizontally. The MRAM bits shown here are all very similar or the same as the one specified for the 1 Meg. There are nine different bits in this array, and eight copies of each. The dimensions varied in these bits are the length of the taper and the overall length of the bit.



The plot below shows another of the MRAM bit arrays. This array features bits that are the same style as the one specified for the 1 Meg, but the sizes are considerably smaller. The features varied in this array are the neck size, taper length, and overall bit length.



The plot below shows the last of the three MRAM bit arrays. The bits on the left side of this array are very small tapered bits. The bits on the right side of the array are variations on the bit used by NVE in the 16K MRAM. The bits in the very center column are experimental non-tapered bits.



### **4.3 Processing**

A new manufacturing process was developed for use on this test chip. In working closely with Honeywell SSEC on the 16K MRAM chip, NVE has found that the existing process produces a high failure rate of the contacts to the surrounding circuitry. NVE's new process avoids this problem, and in addition allows the use of more industry standard processing steps.

In the existing process, the magnetic sandwich which forms the bit is deposited on the wafer; next, a much thicker layer of Metal-1 is deposited on top of this sandwich. Where a bit is desired, this Metal-1 is etched away, leaving only the magnetic sandwich; the remaining Metal-1 forms a shorting bar, or contact, between the bit and the next bit on the sense line. In the new process, the magnetic sandwich is deposited, and then covered with a passivation layer. This layer is then opened up over the ends of the bits, exposing the magnetic sandwich. Metal-1 is then deposited over these openings, making contact to the magnetic layer. The new process results in less of a step for the contact to the surrounding circuitry, allowing higher yield.

This new process is currently being used in the manufacture of the first lot of test chips. NVE will have more information available about the feasibility of this process as the test chips are produced.

### **4.4 Conclusion**

By the middle of the sixth quarter, NVE hopes to have working GMR bits demonstrated on the test chip, complete with electrical parameter and processing parameter standards. With this information final simulations of the 1 Meg circuitry can be performed, and any modifications required can be made. Also, NVE's new process can be evaluated with an eye towards production of the 1 Meg chip.

**This page intentionally blank**

## **SECTION 5**

**1 MEGABIT**

**STATUS REPORT**

## **5.1 Introduction**

The fifth quarter of this program resulted in a great deal of progress in the design of the memory array, sense amplifier, and drive electronics. Several different sense amplifier designs were evaluated and the best one for this task was selected. Some of the criteria used in its selection were simplicity, wide bandwidth, insensitivity to wide power supply variations, stability, impact on the overall chip size, SNR, noise rejection, and scale ability to 3 volts. Once the sense amplifier was selected and designed, the inner section or segment of the array was laid out. Several innovations have occurred during this design which have resulted in chip size reduction and noise reduction. The concept of using an unselected sense line for a reference during a read instead of extra dummy sense lines has resulted in a chip area savings. Crossing sense select lines half way up the array column with adjacent columns has resulted in transforming the word line to sense line coupling from a differential sense noise signal to a common mode sense noise signal at one half the amplitude. This has resulted in an increase in speed since it is not necessary to wait for the noise to settle.


With the design improvements described above, it was possible to lay out the system timing. It was determined that the read cycle would take 250 nanoseconds and the write cycle would be 100 nanoseconds. One of the areas of concern is the accurate representation of the parasitic effects of unselected sense lines during simulations. This concern has been addressed and has resulted in a very accurate model of these parasitic effects which can be used in simulations of the drive and sense circuitry. This model includes all coupling and stray capacitances as well as element and interconnected resistances.

The memory array, drivers, decoders, sense preamplifier, and buffers along with the sense and word drivers have been designed and laid out. The initial design of the chip is two thirds complete, and LVS checks have been initiated.

## 5.2 Parasitic Equivalent of Unused Sense Lines in the 1 Megabit Array

The operation of the memory array in each segment of NVE's 1 megabit memory chip is influenced to a large extent by the parasitic load of unused sense lines. When a sense line is turned on in a given segment of the array, the parasitic resistances and capacitances of the sense lines which are not selected affects the rise time, or settling time of the array. Each current "driver" supplies sense line current to one sense line which is turned on and 128 which are turned off. The purpose of this investigation was to determine a worst case loading for a given current driver.


The 1 megabit memory array was laid out by NVE to be as dense as possible. It uses buried gate transistors as switches to turn sense lines on and off. A section of the memory array is shown below; a current path through one of the sense lines is drawn on the array:




Note that when the two poly lines on either side of the bit string contact are driven to the supply voltage, two n-channel transistors are turned on in parallel to allow the sense line current to flow through the sense line and out the bottom drive rail(the metal-1 line on the left was arbitrarily picked as the top drive rail, and the metal-1 line on the right is the bottom drive rail). The parasitics seen by each driver are the result of the current charging the capacitors in the unused sense lines through the unused sense line resistances.

These parasitics must be modeled in two current directions, because operation of the chip requires sense line current in the forward direction(top drive rail to bottom drive rail) and the reverse direction(bottom drive rail to top drive rail) during a read operation. Since the array is not symmetrical left to right, the parasitics seen by the drivers will differ depending on the current direction.

An electrical model of an individual bit was developed which took into account all the parasitic resistances and capacitances. This model was developed using worst case parameters and guidelines from the ATMEL 0.8 micron CMOS process, which NVE will use to manufacture the 1 megabit chip. This bit model was then used to form an eight bit sense line, and the peripheral resistances and capacitances needed to complete one parasitic sense line were added to the eight bits to complete the model. The schematics for the bit and the sense line are shown on the following pages.





These schematics were then transferred into HSPICE decks for electrical analysis. The approach taken was to run a voltage source into one end of the parasitic sense line, and observe the behavior of the current. An identical voltage source was used to power a simple RC combination at the same time. The values of the resistor and the capacitor in the RC combination were varied until the behavior of the current through the parasitic sense line and the RC combination was as close to identical as possible.

The HSPICE decks used for the simulations in the forward and reverse current directions are shown below:

SENSE LINE CAPACITANCE HSPICE SIMULATION - FORWARD SL CURRENT  
VDD VDD GND DC 5  
VSS VSS GND DC 0

VTOP TOP GND PWL(0N 0 10N 0 11N 2.2 30N 2.2)  
VBOT BOT GND DC 0

VCHARGE CHARGE GND PWL(0N 0 10N 0 11N 2.2 30N 2.2)  
RCHARGE CHARGE CAPV REQ  
CCAP CAPV GND CEQ

.PARAM CEQ=.105P REQ=610  
.TEMP 25

.INCLUDE 'C:\NVE\1MEG\SPI\_SCHSL\_CAP.SPI'  
.INCLUDE 'C:\NVE\1MEG\SPICE\ATMEL-8.NPR'

.TRAN 1N 30N \*SWEEP CEQ .106P .103P .001P

.OPTIONS RELTOL=.0003 LVLTIM=2 CHGTOL=1E-15 POST=1 SCALE=1U

.END

SENSE LINE CAPACITANCE HSPICE SIMULATION - REVERSE SL CURRENT  
VDD VDD GND DC 5  
VSS VSS GND DC 0

VBOT BOT GND PWL(0N 0 10N 0 11N 2.2 30N 2.2)  
VTOP TOP GND DC 0

VCHARGE CHARGE GND PWL(0N 0 10N 0 11N 2.2 30N 2.2)

```

RCHARGE CHARGE CAPV REQ
CCAP CAPV GND CEQ

.PARAM CEQ=.097P REQ=43
.TEMP 25

.INCLUDE 'C:\NVE\1MEG\SPI_SCHSL_CAP.SPI'
.INCLUDE 'C:\NVE\1MEG\SPICEATMEL-8.NPR'

.TRAN 1N 30N *SWEEP REQ 55 35 5

.OPTIONS RELTOL=.0003 LVLTIM=2 CHGTOL=1E-15 POST=1 SCALE=1U

.END

```

Plots of the current through the parasitic array and the RC combination, in both current directions, are shown at the end of this section.

The final values for the equivalent resistance and capacitance of one sense line for both current directions, as can be seen in the decks, are:

Forward Sense Line Current:      Equivalent Resistance = 610 Ohms  
                                         Equivalent Capacitance = .105 pF

Reverse Sense Line Current:      Equivalent Resistance = 43 Ohms  
                                         Equivalent Capacitance = .097 pF


Each driver sees 128 of these equivalent RC loads in parallel when it tries to drive a sense line, so the total parasitic load is equal to the parallel combination of 128 of these elements. These total loads are as follows:

Forward Sense Line Current:      Equivalent Resistance = 4.77 Ohms  
                                         Equivalent Capacitance = 13.44 pF


Reverse Sense Line Current:      Equivalent Resistance = .336 Ohms  
                                         Equivalent Capacitance = 12.42 pF

These values will be used for all electrical simulations involving the sense line driver circuitry, and also for simulations which quantify the word line coupling effect.

SENSE LINE CAPACITANCE HSPICE SIMULATION - FORWARD SL CURRENT  
14 OCT 92 08:32:43




SENSE LINE CAPACITANCE HSPICE SIMULATION - REVERSE SL CURRENT  
13 OCT 92 14:55:50



### 5.3 MRAM Bit Specification

During the design of the array, it was found that the bit could be made a slightly smaller while still retaining an acceptable signal level. This results in a significant savings in chip area. This change is shown here.

#### 1 Megabit MRAM Bit Specification



\*All Dimensions in Microns

\*Sense Line Current = 2.5 mA

\*Bit Resistance = 80 Ohms

\*Nominal Signal Size = 3 mV

Note that this cell has tapered ends, uses about 2.5 squares of GMR material for resistance, and has a width of 1.4 microns. Because the magnetic films are thinner than in the 16K cell (about 50 Angstroms instead of 150 Angstroms), the curling of the edge spins is limited to about 0.25 microns from the edge as compared to about 0.4 microns for the current 16K cell. The shorting bars are tapered with a 1:3 slope in a similar fashion to the current cell. The word line overlaps the bit ends to ensure a larger word field at the end of the cells.


The resistance of the cell is 80 Ohms, about 61.5 Ohms due to series cell resistance and 18.5 Ohms due to contacts. The expected signal size is about 3 mV, which at 2.5 mA and 6% usable magneto resistance represents 22 percent of the total voltage drop across the cell. This is a typical signal, and "worst-casing" to allow for signal distributions will be accounted for in the signal/noise calculations being made in circuit design.

## 5.4 System Timing

The read cycle is initiated by word (negative) and sense currents (four positive currents for four bits, or a nibble) coming on together after decoding of sense and word lines. The initial value of the word current will be about 8 mA while the sense system is auto zeroed. The sense current is 2.43 mA per sense line or 9.75 mA per nibble. After auto zeroing, the word read current is increased to 30 mA. The sense current is turned off first followed by the word current.

The write cycle is initiated by turning on a word (positive) and sense (positive or negative, depending on data) currents. The writing values of sense current are plus or minus 2.0 mA, and the writing values for word current is 20 mA. Fall times for the write signals are not critical, but it is somewhat preferable for the sense current to fall last. About 120 ns recovery time is estimated after fall of the sense current.

The internal timing diagrams used for reading and writing are shown on the next page. These timings have been revised because of design improvements and innovations resulting in much faster read - write times. The preliminary product specification has been completed and is contained in the appendix. The pin assignments for the part are shown in the specification. Since it is organized as a 256K x 4 MRAM, it will require 32 pins. If the test features were removed from the part as well as the low power feature, the pin count could be reduced to 28 pins. However, due to its present size, it would not fit in a 28 pin, 300 mil package. It was decided to provide test features on the 1Meg similar to the test features on the 16k part. This would allow the use of the 16K test equipment for evaluation of the 1 Megabit part.




## 5.5 1 Megabit Chip Architecture

Given that the 1 Megabit MRAM chip should be as dense as possible, and that the memory array will occupy the largest percentage of the chip area, the basic architecture of the chip was designed around the densest possible memory array. During the design process, it was determined that to achieve maximum density the flexibility of going from dual redundant to non redundant with a simple metal mask change was not feasible without penalty to die size. Therefore, it was decided to eliminate this feature.

### 5.5.1 2K Memory Segment


The basic 2K memory segment is built from 4 bit sense lines. Each segment consists of a 1K upper and a 1K lower section which are separated by a spare 4 bit sense line for each section and the sense line drivers. Each 1K block contains 256 - 4 bit sense lines. The segment lay out is show in the following figure.

2K memory Segment




The array is formed in a modular fashion by combining 16 of the 2K segments to form a 32K block. These blocks are separated by gate line buffers. It is necessary to rebuffer the gate lines every 16 segments and to locate their respective decoder in the middle of each 128K block in order to keep propagation delays to a minimum. The preamplifier for 2 of the 128K blocks is located in the middle of them to minimize propagation delays. This is shown in the following figure.

256K Memory Block



The 256K blocks are next combined to form an array resulting in a 256K x 4 bit architecture. The column decode for the word lines is located between two lower 256K blocks and two upper 256K blocks, again to minimize propagation delay and IR drop. Each 256K block has a set of word line drivers associated with it. The word line steering circuitry is located in the middle of the four - 256K blocks. The rest of the miscellaneous circuitry such

as the Band Gap, Sense Amplifier, Test Control, Timing generators, Spare Line Decoders, and Fuses are located at the top of the chip. This is shown in the following diagram.



The schematic diagrams for the 256K blocks are contained in the appendix along with the definitions for the signal names used.

Much of the peripheral support circuitry can be used from NVE's 16K MRAM part. These circuits include the Bandgap, I/O buffers, self-test, and trim circuitry. A particularly important side benefit of this approach will be the ability to test the 1 Megabit part in the same manner as the 16K, using the same test equipment. NVE has developed test equipment which allows the output of each individual MRAM bit on the chip to be observed. A bad bit can be readily identified, and then visually observed under a Scanning Electron Microscope to determine why it has failed. These failure analysis techniques have been developed to a high degree, and have been instrumental in taking NVE's 16K part from prototype to production status.

These same failure analysis techniques can be applied to the 1 Megabit once it is produced, because it will contain the same self-test system as the 16K.

The sense amplifiers used in the 1 Megabit MRAM will be the only analog circuits on the chip which will be significantly different than those on the 16K. NVE has investigated four different sense amp designs for possible use in the 1 Meg and has selected the best one for the task as discussed earlier in this report.


### **5.6 Conclusion**


Significant progress was made this quarter on the 1 Megabit design effort and a large portion of the chip has been laid out. Many innovations during this quarter have resulted in a dense chip as well as circuit designs to improve performance and density. By the end of the next quarter, NVE plans to have completed the design and layout of the chip.


### **5.7 Appendix**


The appendix to this section contains the schematics for the 256K block, the definitions for the signal names used, and the NVE MRAM specifications.


## Appendix








































N.U.E.      BLOCK\_1K      BLOCK\_1K  
Date: 9/20/92      1:35:38 AM  
Name: Sheet 8























































































































**TABLE OF ABBREVIATIONS  
USED IN THE 1 MEGABIT DESIGN**

**Update : 10-1-92**

<b>ADD[0-17]</b>	Address 0 through 17; latched addresses from the I/O pins; generated by the ALATCH schematic.
<b>BFWID_SLCUR</b>	Bottom Forward Sense Line Current; signal to turn on FWD_SLCUR in top 1K block of a segment.
<b>BLOCK_1K</b>	1024 Bit Memory Array; used in SEGMENT schematics and layout.
<b>BN_FWD_SLCUR</b>	Bottom Not Forward Sense Line Current; signal to turn on N_FWD_SLCUR in top 1K block of a segment.
<b>BN_REV_SLCUR</b>	Bottom Not Reverse Sense Line Current; signal to turn on N_REV_SLCUR in top 1K block of a segment.
<b>BOT_SPARE</b>	Bottom Spare; signal to turn on sense line gate transistors on the segment's bottom 1K block spare sense line.
<b>BREV_SLCUR</b>	Bottom Reverse Sense Line Current; signal to turn on REV_SLCUR in top 1K block of a segment.
<b>BUF_IN[0-255]</b>	Buffer In 0 through 255; input to Gate Line Buffer
<b>BUF_OUT[0-255]</b>	Buffer Out 0 through 255; output from Gate Line Buffer
<b>DECODE0</b>	Decode 0; ADD[0] or NADD[0] input to row decoder.
<b>DECODE1</b>	Decode 1; ADD[1] or NADD[1] input to row decoder.
<b>DECODE2</b>	Decode 2; ADD[2] or NADD[2] input to row decoder.
<b>DECODE3</b>	Decode 3; ADD[3] or NADD[3] input to row decoder.
<b>DECODE4</b>	Decode 4; ADD[4] or NADD[4] input to row decoder.
<b>DECODE5</b>	Decode 5; ADD[5] or NADD[5] input to row decoder.
<b>DECODE6</b>	Decode 6; ADD[6] or NADD[6] input to row decoder.
<b>DECODE7</b>	Decode 7; ADD[7] or NADD[7] input to row decoder.
<b>DRVRECOD_0</b>	Driver Decode 0; supplies power to the SL_DRV circuit in segment 0 of BLK_32K, if that segment is selected by the column decoder.
<b>DRVRECOD_1</b>	Driver Decode 1; same as above for segment 1.
<b>DRVRECOD_2</b>	Driver Decode 2; same as above for segment 2.
<b>DRVRECOD_3</b>	Driver Decode 3; same as above for segment 3.
<b>DRVRECOD_4</b>	Driver Decode 4; same as above for segment 4.
<b>DRVRECOD_5</b>	Driver Decode 5; same as above for segment 5.
<b>DRVRECOD_6</b>	Driver Decode 6; same as above for segment 6.
<b>DRVRECOD_7</b>	Driver Decode 7; same as above for segment 7.
<b>DRVRECOD_8</b>	Driver Decode 8; same as above for segment 8.
<b>DRVRECOD_9</b>	Driver Decode 9; same as above for segment 9.
<b>DRVRECOD_10</b>	Driver Decode 10; same as above for segment 10.
<b>DRVRECOD_11</b>	Driver Decode 11; same as above for segment 11.
<b>DRVRECOD_12</b>	Driver Decode 12; same as above for segment 12.
<b>DRVRECOD_13</b>	Driver Decode 13; same as above for segment 13.

<b>DRVRECODE_14</b>	Driver Decode 14; same as above for segment 14.
<b>DRVRECODE_15</b>	Driver Decode 15; same as above for segment 15.
<b>ENABLE_DECOD</b>	Enable Decoder; enables the operation of the precharged NAND gate in the ROW_DEC1 schematic.
<b>ENABLE_SPARE</b>	Enable Spare Sense Line; complement of ENABLE_DECOD; enables the spare sense line selection NAND gates in the ROW_DEC5 schematic.
<b>FWD_SLCUR</b>	Forward Sense Line Current; signal connects drive currents from the SL_DRVR to R_SLDRAV_TOP and L_SLDRAV_TOP.
<b>GATBUF_0</b>	Gate Buffer 0; schematic of first set of buffers for the row decoder; located between the row decoder and the first BLK_32K.
<b>GATBUF_1</b>	Gate Buffer 1; schematic of second set of buffers for the row decoder; located between the first and second BLK_32K.
<b>L_BOT_SPARE</b>	Left Bottom Spare Select; drives the BOT_SPARE lines on the left side of the row decoder (ROW_DEC5).
<b>L_DRVR</b>	Left Sense Line Driver; schematic that contains the p-channel transistors that drive the sense lines on the left half of a segment; contained in the SL_DRVR schematic.
<b>L_SLDRAV_BOT</b>	Left Sense Line Bottom Drive Rail; indicates the sense line bottom drive rail (SLDRAV_BOT) on the left half of a 1K block (BLOCK_!K); used in the SENSLIN2, SENSLIN4, and BLOCK_1K schematics.
<b>L_SLDRAV_TOP</b>	Left Sense Line Top Drive Rail; indicates the sense line top drive rail (SLDRAV_TOP) on the left half of a 1K block (BLOCK_1K); used in the SENSLIN2, SENSLIN4, and BLOCK_1K schematics.
<b>L_TOP_SPARE</b>	Left Top Spare Select; drives the TOP_SPARE lines on the left side of the row decoder (ROW_DEC5).
<b>LEFT_BUFFR</b>	Left Buffer Current; proportional to the left sense line voltage during a read operation; tapped by the preamplifier for sense line signals.
<b>LEFT_DRV</b>	Left Drive Current; drives the sense line rails on the left side of a segment, and cross couples to the gates of the p-channels in the R_DRVR schematic; generated in the L_DRVR schematic.
<b>N_FWD_SLCUR</b>	Not Forward Sense Line Current; complement of FWD_SLCUR; Pulls R_SLDRAV_TOP and L_SLDRAV_TOP to ground.
<b>N_REV_SLCUR</b>	Not Reverse Sense Line Current; complement of REV_SLCUR; Pulls R_SLDRAV_BOT and L_SLDRAV_BOT to ground.
<b>NADD[0-17]</b>	Not Address 0 through 17; latched complement of addresses 0 through 17 (ADD[0-17]), generated in the ALATCH schematic.
<b>NPRECHARGE</b>	Not Precharge; used to pull the output of a precharged NAND gate high during the precharge cycle; found in many schematics

		throughout the chip.
R_BOT_SPARE		Right Bottom Spare Select; drives the BOT_SPARE lines on the right half of the row decoder (ROW_DEC5).
R_DRVRL		Right Sense Line Driver; schematic that contains the p-channel transistors that drive the sense lines on the right half of a segment; contained in the SL_DRVRL schematic.
R_SLDRAV_BOT		Right Sense Line Bottom Drive Rail; indicates the sense line bottom drive rail (SLDRAV_BOT) on the right half of a 1K block (BLOCK_1K); used in the SENSLIN2, SENSLIN4, and BLOCK_1K schematics.
R_SLDRAV_TOP		Right Sense Line Top Drive Rail; indicates the sense line top drive rail (SLDRAV_TOP) on the right half of a 1K block (BLOCK_1K); used in the SENSLIN2, SENSLIN4, and BLOCK_1K schematics.
R_TOP_SPARE		Right Top Spare Select; drives the TOP_SPARE lines on the right half of the row decoder (ROW_DEC5).
REV_SLCUR		Reverse Sense Line Current; signal connects current from the SL_DRVRL to R_SLDRAV_BOT and L_SLDRAV_BOT.
RIGHT_BUFFR		Right Buffer Current; proportional to the right sense line voltage during a read operation; tapped by the preamplifier for sense line signals.
RIGHT_DRV		Right Drive Current; drives the sense line rails on the right side of a segment, and cross couples to the gates of the p-channels in the L_DRVRL schematic; generated in the R_DRVRL schematic.
ROW_DEC1		Row Decoder Level 1; schematic that decodes address lines 0 through 7, and drives a row of sense line gate transistors if selected.
ROW_DEC2		Row Decoder Level 2; schematic that decodes address lines 0 through 7, and drives four rows of sense line gate transistors if selected; calls 4 ROW_DEC1 schematics.
ROW_DEC3		Row Decoder Level 3; schematic that decodes address lines 0 through 7, and drives 16 rows of sense line gate transistors if selected; calls 4 ROW_DEC2 schematics.
ROW_DEC4		Row Decoder Level 4; schematic that decodes address lines 0 through 7, and drives 64 rows of sense line gate transistors if selected; calls 4 ROW_DEC3 schematics.
ROW_DEC5		Top Level Row Decoder; schematic that decodes address lines 0 through 7, and drives 256 rows of sense line gate transistors if selected; calls 4 ROW_DEC4 schematics.
ROW_L[0-255]		Left Row Selector Lines 0 to 255; bus turns on sense line gate transistors on the left half of the row decoder; found in ROW_DEC5 schematic.
ROW_L_0[0-255]		Left Row Selector Lines 0 to 255, after they have passed through

	<b>GATBUF_0.</b>
ROW_L_1[0-255]	Left Row Selector Lines 0 to 255, after they have passed through GATBUF_1.
ROW_R[0-255]	Right Row Selector Lines 0 to 255; bus turns on sense line gate transistors on the right half of the row decoder; found in ROW_DEC5 schematic.
ROW_R_0[0-255]	Right Row Selector Lines 0 to 255, after they have passed through GATBUF_0.
ROW_R_1[0-255]	Right Row Selector Lines 0 to 255, after they have passed through GATBUF_1.
SEGMENT	Segment; schematic which contains 2 BLOCK_1Ks, 2 SL_IMUXs, and 1 SL_DRVR circuit; replicated 512 times to create a 1 Megabit memory array.
SENSELIN	Sense Line; used in schematics and layout for an 8 MRAM bit, or 4 dual redundant logical bit, sense line.
SENSLIN2	Block of Two Sense Lines; used in schematics.
SENSLIN4	Block of Four Sense Lines; used in schematics.
SL_DRVR	Sense Line Driver; schematic supplies sense line current for a segment, and provides taps for use by the preamplifier during a read operation.
SL_GATE	Sense Line Gate; turns on gate transistors in the sense line; used in the SENSELIN schematic.
SL_GATE_0	Sense Line Gate 0; turns on the gate transistors in the top SENSIN2 block inside the SENSIN4 block.
SL_GATE_1	Sense Line Gate 1; turns on the gate transistors in the bottom SENSIN2 block inside the SENSIN4 block.
SL_GATE[0-127]	Sense Line Gate 0 through 127; bus of the 128 signals which turn on the sense line gate transistors in a 1K block (BLOCK_1K).
SL_GATE[0-255]	Sense Line Gate 0 through 255; bus of the 255 signals which turn on the sense line gate transistors in a SEGMENT.
SL_IMUX	Sense Line Current Mux; schematic; steers the current from the sense line driver to the left and right halves of a 1K block, in either the forward or reverse sense current direction.
SLCT_DRIVR	Select Driver; supplies power to the transistors in the L_DRVR and R_DRVR schematics; this power supply is steered to one of 128 columns of 4 segments through the column decoder.
SLDRIV_BOT	Sense Line Bottom Drive Rail; connected to the drains of the gate transistors in the SENSELIN schematic; while sense line current is in the forward direction, it comes out of this rail, and when sense line current is in the reverse direction, it goes into this rail.
SLDRIV_TOP	Sense Line Top Drive Rail; connected to the first MRAM bit in the sense line string in the SENSELIN schematic; when sense line current is in the forward direction, it goes into this rail,

		and when sense line current is in the reverse direction, it comes out of this rail.
TFWD_SLCUR	Top Forward Sense Line Current; signal to turn on FWD_SLCUR in top 1K block of a segment.	
TN_FWD_SLCUR	Top Not Forward Sense Line Current; signal to turn on N_FWD_SLCUR in top 1K block of a segment.	
TN_REV_SLCUR	Top Not Reverse Sense Line Current; signal to turn on N_REV_SLCUR in top 1K block of a segment.	
TOP_SPARE	Top Spare; signal to turn on sense line gate transistors on the segment's top 1K block spare sense line.	
TREV_SLCUR	Top Reverse Sense Line Current; signal to turn on REV_SLCUR in top 1K block of a segment.	
TRIM_1XXX	Bit 3 Trim Signal; controls the operation of 8 p-channel transistors in the L_DRVR and R_DRVR schematics for sense line current control.	
TRIM_X1XX	Bit 2 Trim Signal; controls the operation of 4 p-channel transistors in the L_DRVR and R_DRVR schematics for sense line current control.	
TRIM_XX1X	Bit 2 Trim Signal; controls the operation of 2 p-channel transistors in the L_DRVR and R_DRVR schematics for sense line current control.	
TRIM_XXX1	Bit 2 Trim Signal; controls the operation of 1 p-channel transistor in the L_DRVR and R_DRVR schematics for sense line current control.	

**NVE****NV441048****MRAM****256k x 4 MRAM****FEATURES**

- High speed write: 80ns
- High-performance, low power, CMOS double-metal process
- Single +5V  $\pm 10\%$  power supply
- Simple /CE operation
- All inputs and outputs are TTL compatible
- Unlimited read - write operational life
- Unlimited data retention with loss of power
- Data protected during loss of power


**OPTIONS****MARKING**

• Timing 250ns access	-250
• Packages Plastic DIP (300 mil) Plastic JLCC	None JC
• Temperature Commercial (0° to +70°C)	None

**GENERAL DESCRIPTION**

The NVE MRAM family employs high-speed, low-power CMOS designs using a Permalloy memory element featuring high density and nonvolatile data storage. NVE MRAMs are fabricated using double-layer metal, double-layer polysilicon technology. For flexibility in high-speed memory applications, NVE offers chip enable (/CE) capability which places the outputs in a High-Z state when not selected.

Writing to this device is accomplished when write enable (/WE) and chip enable (/CE) are both low. The falling edge of either /WE or /CE will latch the address and initiate the cycle. During the cycle, all address lines must remain unchanged along with /CE. Reading is accomplished when /WE remains high while /CE goes low. Again address and /CE must remain stable during the cycle.



The device offers a reduced power standby mode when the RESET/Low Power input is brought to high level. In this mode all circuitry is disabled and the chip cannot be accessed. The chip is re-enabled by bringing the RESET/Low Power input back to a low level. This will trigger the internal Power On Reset circuitry, and the chip will generate a FAULT signal during the power on time. At the end of this time the chip can be accessed normally.

Data is protected during the loss of power by internal lock out circuitry which will prevent read or write operations from occurring when the supply voltage has fallen below 4.5 volts. The FAULT signal will go low and remain in this state until the voltage exceeds 4.5 volts and the power on reset time has elapsed.

**ABSOLUTE MAXIMUM RATINGS**

Voltage on Vdd Supply Relative to Vss ....-1V to +7V  
 Operating Temperature ..... 0° to 70°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Storage Temperature (Ceramic) ..... -65°C to +150°C  
 Short Circuit Output Current..... 50mA  
 Power Dissipation ..... 1 W  
 Static Discharge Voltage ..... >2001V  
 (Per MIL-STD-883 Method 3015.2)  
 Latch-up Current ..... >200mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

**ELECTRICAL CHARACTERISTICS AND DC OPERATING CONDITIONS**

(0°C ≤ TA ≤ 70°C; Vdd = 5V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Output High Voltage	Vdd (5V) = Min Ioh = 4.0mA	Voh	2.4		V	1
Output Low Voltage	Vdd (5V) = Min Iol = 8 mA	Vol		0.4	V	1
Output Leakage Current	ICs = Voh 0V ≤ Vout ≤ Vdd	Iol	-1.0	+1.0	μA	
Input High Voltage		Vih	2.2	Vdd + 1	V	1
Input Low Voltage		Vil	-.05	0.8	V	1, 2
Input Leakage Current	0V ≤ Vout ≤ Vdd	Iil	-1.0	+1.0	μA	
Operating Current	ICE ≤ Vil; Vdd = Max f = MAX = 1/RC Outputs Open	Idd	70	100	mA	3, 13
Standby Current	ICE ≥ Vih; Vdd = MAX f = MAX = 1/RC Outputs Open	Isb	5	14	mA	
Low Power Mode Current	ICE ≥ Vih; Vdd = MAX f = 0; Low Power ≥ Vih	Ilp		10	μA	
ReadWrite Protect Voltage	Vdd = 5.0 Volts	Vpv	4.25	5.70	V	13

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	TA = 25°C; f = 1MHZ; Vdd = 5V	Ci	8	pF	4
Output Capacitance	TA = 25°C; f = 1MHZ; Vdd = 5V	Co	8	pF	4

**ELECTRICAL CHARACTERISTICS AND AC OPERATING CONDITIONS**  
 $(0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}; V_{dd} = 5\text{V} \pm 10\%)$

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
<b>READ Cycle</b>					
Read Cycle Time	t <sub>RC</sub>	250		ns	11
Read Data Access Time	t <sub>AC</sub>	225		ns	
Read Chip Enable Cycle Time	t <sub>RCE</sub>	250		ns	
Chip Enable (Low) to Output in Low-Z	t <sub>LZCE</sub>		5	ns	6,7
Chip Disable (High) to Output in High-Z	t <sub>HZCE</sub>		25	ns	6,7
<b>WRITE Cycle</b>					
Write Cycle Time	t <sub>WC</sub>	100		ns	
Write Chip Enable Cycle Time	t <sub>WCE</sub>	80		ns	
Address Setup Time	t <sub>AS</sub>	10		ns	
Address Hold Time	t <sub>AH</sub>	20		ns	
Chip Precharge Time	t <sub>P</sub>	50		ns	

**POWER-DOWN/POWER-UP TIMING**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
V <sub>dd</sub> slew from 0 to within specification	T <sub>A</sub> = 25°C	t <sub>R</sub>	0		μs	1
V <sub>dd</sub> slew form in specification to 0	T <sub>A</sub> = 25°C	t <sub>F</sub>	300		μs	1
Power Up Recovery Time	T <sub>A</sub> = 25°C	t <sub>RC</sub>	0.65	2.2	ms	1

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>dd</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2





Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

**NOTES**

1. All voltages referenced to V<sub>dd</sub> (GND).
2. -3V for pulse width < 20ns.
3. I<sub>cc</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. t<sub>HZCE</sub>, t<sub>HZOE</sub>, and t<sub>HZWE</sub> are specified with CL = 5 pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> and t<sub>HZWE</sub> is less than
8. /WE is HIGH for READ cycle.
9. Device is continuously selected. Chip enable is held in its active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. t<sub>RC</sub> = Read Cycle Time.
12. Chip enable (/CE) and write enable (/WE) can initiate but not terminate a write cycle.
13. Typical values are measured at 5V, 25°C and 350ns cycle time.

**NVE****NV441048**

**This page intentionally blank**



## Report Documentation Page

1. Report No. ---	2. Government Accession No.	3. Recipient's Catalog No.	
4. Title and Subtitle  <b>ULTRA-DENSE MAGNETORESISTIVE MASS MEMORY</b>		5. Report Date <b>10-30-92</b>	
7. Author(s)  <b>J. M. Daughton, R. Sinclair, T. Dupuis, J. Brown</b>		6. Performing Organization Code	
8. Performing Organization Name and Address  Nonvolatile Electronics Inc. 12800 Industrial Park Boulevard Suite 110 Plymouth, MN 55441-3928		9. Performing Organization Report No.	
12. Sponsoring Agency Name and Address  NASA Resident Office - JPL 4800 Oak Grove Drive Pasadena, CA 91109		10. Work Unit No.	
15. Supplementary Notes		11. Contract or Grant No. <b>NASA 7-1152</b>	
		13. Type of Report and Period Covered <b>Fifth Quarter Report July 15, 1992 to October 15, 1992</b>	
		14. Sponsoring Agency Code	
16. Abstract  Two stand alone test systems were constructed to test the reliability and determine long term degradation of the 16k macrocells which will be used in the wafer scale demonstration unit. These testers are programmable and capable of operating without a host computer and can recover in the event of a power loss. A test chip was designed which incorporated the MRAM bit required by the 1 Meg design to characterize the electrical performance and resolve processing issues affecting the layout and design thus providing more assurance of success. A model for the parasitic loading of unused sense lines contained in the 1 Meg MRAM was also developed and will be used to accurately simulate its operation. This will allow the accurate simulation and measurement of drive and sense currents. The timing of the 1 Meg MRAM chip was finalized and a product specification was generated defining the electrical and mechanical characteristics. The design of the array drivers, decoders, sense preamplifier, and buffers along with the sense and word lines has been completed and laid out. The core of the chip is two thirds complete and LVS checks have been initiated.			
17. Key Words (Suggested by Author(s))  <b>Mass Memory, Wafer Scale Integration Magnetoresistive</b>		18. Distribution Statement  <b>Unclassified - Unlimited</b>	
19. Security Classif. (of this report)  <b>None</b>	20. Security Classif. (of this page)  <b>None</b>	21. No. of pages  <b>118</b>	22. Price  <b>\$492,143</b>