Formal Verification of an MMU and MMU Cache

E. T. Schubert Division of Computer Science University of California, Davis

Abstract - We describe the formal verification of a hardware subsystem consisting of a memory management unit and a cache. These devices are verified independently and then shown to interact correctly when composed. The MMU authorizes memory requests and translate virtual addresses to real addresses. The cache improves performance by maintaining a LRU list from the memory resident segment table.

1 Introduction

Computers are being used in areas where no affordable level of testing is adequate. Safety and life critical systems must find a replacement for exhaustive testing to guarantee their correctness. Through a mathematical proof, hardware verification can formally demonstrate that a design satisfies its specification. However, hardware verification research has focused on device verification and has largely ignored system composition verification [1]. Our research is directed towards developing a methodology to verify a hardware base for a safety critical system. The top level hardware specification is apt to suggest a unitary implementation. This abstraction is convenient for verifying the correctness of software, however, the implementation consists of many different interacting components (CPU, memory, coprocessors, I/O devices, bus controllers, interrupt controllers, etc). This paper will describe our efforts to verify a subsystem consisting of a MMU and its cache using the HOL theorem prover [2].

The abstract MMU reported in [3] assumed a memory model where a read request was satisfied in one cycle. We extend the MMU to interact with an asynchronous memory. Additionally, the memory is more fully described; providing read and write functions. These changes required several significant changes to the abstract MMU proof script. The original proof strategy took advantage of the single cycle response time. The new strategy must use two arbitrary contents to define when memory words are returned from the memory-cache subsystem.

1.1 Related Work

Hardware verification requires that the design of a system is formally shown to satisfy its specification through a mathematical proof. Using theorem proving techniques, an expression describing the behavior of a device is proven to be equivalent in some sense to an expression describing the implementation structure of the device. These expressions concisely describe the behavior of devices in an unambiguous way. An additional benefit of hardware verification is that the behavioral semantics of the hardware are clearly defined. This provides an accurate basis for building correct software systems [5]. Hardware verification efforts thus far have focused primarily on a microprocessor as the base for computer systems [6], [7], [8], [9]. The processors verified have modeled small instruction sets and generally, have not included modern CPU features such as pipelines, multiple functional units and hardware interrupt support. Tamarack-3 [9] and AVM-1 [10] do provide sufficient interrupt support to connect with an interrupt controller. However, no system currently verified provides the memory management functions necessary to support a secure operating system.

Previous efforts to verify systems have constructed vertically verified systems with a microprocessor/memory as the system's base [11],[5],[1]. These efforts have aimed at illustrating how hardware verification can be used to close the semantic gap between high level languages and the computer's instruction set. However, the base for these systems (a microprocessor-memory pair) has been an unrealistic hardware platform.

1.2 HOL

The object language of HOL is a formulation of higher-order logic. Universally quantified variables are used to specify input and output device lines while internal device lines are existentially quantified. Conditional expressions are in the form: cond \rightarrow then-clause | else-clause.

HOL provides the human verifier with a selection of tactics for use in goal-directed proofs. The tactics are very similar to the kinds of steps a human theorem prover would take in solving a goal. New tactics can be written that allow the theorem prover to be extended and customized for a particular task. New theorems can only be created in a controlled manner. All proofs can be reduced to one containing only the 8 primitive inference rules and 5 primitive axioms. High-level inference rules and tactics derived from some combination of primitive inference rules.

The following HOL expression defines an and gate implementation using an inverter and a nand gate. The existentially quantified variable p, represents an internal line which links the output of the nand gate with the input of the inverter. 1.001

Ξ

•

 \vdash_{def} and Gate a b out = $\exists p. nand$ a b p \land inv p out

2 Memory Management Unit

[12] describes a number of memory management units which form a complexity hierarchy. By developing a sophisticated MMU in steps, the construction of the final proof appears to be more tractable. The simpler devices validate access to fixed length memory pages while the more complex devices authorize read, write or execute access to variable length segments and translate virtual addresses to real addresses. Many of these devices were designed and verified to the gate level. However, as the complexity increases, the emphasis of the verification shifts from gate level connections to the correctness of the operating system support features.

The device described below validates memory requests based on information maintained in a memory resident segment descriptor table. The location of the table is determined by a

3rd NASA Symposium on VLSI Design 1991

segment table pointer register which is accessible only during supervisor operations. Each descriptor consists of two words: the first contains access control information (present bit, read/write/execute permissions, segment size) and the second serves as the base address for the segment's real location in memory. To translate from a virtual address to a real address, the MMU adds the segment offset to the segment base address. The MMU assumes the table provides an entry for all possible segment descriptors.

A generic theory for a class of MMU devices is defined where several functions and data types are left abstract. Using an abstract representation, details such as word length, can be omitted and the verification focuses only on the correctness of higher level abstraction (e.g. electronic block level rather than gate level). At a later point, the abstract representation can be instantiated with components that implement concrete behavior.

Support for generic or abstract theories is not directly provided by HOL. However, a theory about abstract representations can be defined in the object language [10]. An *abstract representation* contains a set of uninterpreted constants, types, abstract operations and a set of abstract objects. The semantics of the abstract representation is unspecified. Inside the theory, we do not know what the objects and operations mean. The abstract theory package also creates a set of selector functions [11] to extract desired functions from an abstract representation.

The abstract MMU representation generalizes traits particular to concrete implementations. Properties such as the the exact security policy and division of a virtual address into a segment identifier and offset (as well as the overall number of bits in an address), are hidden by functions which given an address, return the segment identifier or segment offset field (segId and segOfs, respectively). There is also a function segIdshf which returns the offset of a segment descriptor within the memory resident segment table for a given address. Since descriptors require two words, the implementation of this function simply shifts the segment identifier to the left one bit position (e.g. it adds a trailing zero bit).

The abstract functions selected by availBit, readBit, writeBit and execBit extract a bit value from an argument of type *wordn. These functions are applied to the first word of a segment descriptor.

Several functions which operate on two-tuples are available. Given a pair of *wordn values, add returns a value of *wordn. Functions addrEq, ofsLEq and validAccess replace the bitVector comparison units defined for the more concrete units.

Additional abstract coercion functions are available to convert values between types. If the theory were instantiated, the abstract types would likely be implemented with bitVectors; leaving these functions unnecessary.

Memory is also treated abstractly. The abstract representation provides a fetch function fetch.

```
let mmu_abs = new_abstract_representation
              ":(*address -> *wordn)"
 'segId'
                                                 );
 'segOfs'
              ":(*address -> *wordn)"
  segIdshf',
              ":(*address -> *wordn)"
  availBit'
              ":(*wordn -> bool)"
              ":(*wordn -> bool)"
 'readBit'
 writeBit'
              ":(*wordn -> bool)"
              ":(*wordn -> bool)"
 'execBit',
              ":(*wordn # *wordn ->*wordn)"
 'add'
 'addrÉq'
              ":(*address # *address -> bool)"
'ofsLEq',
              ":(*address # *wordn
                                    -> bool)"
 validAccess
            :(*address # *wordn # RWE -> bool)");
              ":(*wordn -> num)"
 'val'
 wordn',
              ":(num-> *wordn)"
 'address'
              ":(*wordn -> *address)"
              ":(*memory # *address) -> *wordn");
 'fetch',
]::
```

A type abbreviation RWE is also defined to be a three tuple of bit values. Selector functions rBIT, wBIT and eBIT access the first, second and third bits, respectively.

2.1 Specification

8.3.4

The specification is decomposed into several rules and ignores timing characteristics. The state and output environment of the MMU specification is a three-tuple consisting of a boolean acknowledgment, a memory address and the table pointer register value. The variable r in the definitions below is the abstract representation.

Functions superMode and userMode describe the behavior of the MMU when operating in their respective modes. legalAccess uses many of the abstract functions to fetch from memory the appropriate segment descriptor and compare it with the request's access parameters. vToR constructs a real address from a virtual address.

A MARKANIN I

臣馬

11 (111) II (111)

Ē

 \vdash_{def} legalAccess r vAddr tblPtr rwe mem = let a = (fetch r)(mem,(address r)((add r) (segldshf r vAddr,tblPtr))) in ((validAccess r) (vAddr,a,rwe) \land (ofsLEq r) (vAddr,a))

 $\vdash_{def} v \text{ToR } r v \text{Addr tblPtr mem} = \text{let } a = (\text{fetch } r) (\text{mem}, (\text{address } r)((\text{add } r)((\text{wordn } r \ 1), (\text{add} r)((\text{wordn } r \ 1), (\text{add} r)((\text{wordn } r \ 1), (\text{add} r))))) in (address r) ((add r) (segOfs r v \text{Addr}, a))$

 \vdash_{def} superMode r vAddr rwe tblPtrADDR tblPtr data mem = ((wBIT rwe) \land (addrEq r (vAddr,tblPtrADDR))) \rightarrow (T, vAddr, data) — (T, vAddr, tblPtr)

 \vdash_{def} userMode r vAddr rwe tblPtrADDR tblPtr data mem = legalAccess r vAddr tblPtr rwe mem \rightarrow (T, (vToR r vAddr tblPtr mem), tblPtr) — (F, vAddr, tblPtr)

⊢_{def}mmu.spec r vAddr rwe tblPtrADDR tblPtr data mem superv = superv →superMode r vAddr rwe tblPtrADDR tblPtr data mem — userMode r vAddr rwe tblPtrADDR tblPtr data mem

2.2 Implementation

The implementation is constructed from electronic block model components. These are defined as specifications for the behavior of a gate level implementation. Many of the devices specify their timing behavior as well. The building blocks consist of a security comparison unit, an address match unit, a memory fetch unit, an adder, registers, latches, muxes, and a control unit. Most of the device definitions are straight forward with the exception of the memory and the control unit. These two units will be described in greater detail.

```
 \begin{array}{l} \vdash_{def} \text{ secUnit_spec } r \text{ a b } rwe \text{ ok} = \forall \text{ t. ok } (t+1) = \\ & ((\text{validAccess } r) ((a \text{ t}), (b \text{ t}), (rwe \text{ t})) \land (\text{ofsLEq } r) ((a \text{ t}), (b \text{ t}))) \\ \vdash_{def} \text{ addUnit_spec } r \text{ a b } c = \forall \text{ t:num. } c (t+1) = (\text{add } r ((a \text{ t}), (b \text{ t}))) \\ \vdash_{def} \text{ muxUnit_spec } r \text{ a b } \text{out } w = \forall \text{ t.} (\text{out}(t+1)) = (w(t+1)) \rightarrow \text{ address } r(b(t+1))|(a \text{ t}) \\ \vdash_{def} \text{ muxJunit_spec } a \text{ b } c \text{ out } w = \forall \text{ t:num.} \\ & (\text{out } t) = (w \text{ t} = 0) \rightarrow \text{ a t } | (w \text{ t} = 1) \rightarrow \text{ b t } | c \text{ t} \\ \vdash_{def} \text{ splitUnit_spec } r \text{ virt id } ofs = \forall \text{ t:num.} \\ & ((\text{id } t) = (\text{segIdshf } r) (\text{virt } t)) \land ((\text{ofs } t) = (\text{segOfs } r) (\text{virt } t)) \\ \vdash_{def} \text{ latchUnit_spec } r \text{ i out } ctrl = \forall \text{ t:num.} \\ & \text{out } (t+1) = ctrl (t+1) \rightarrow \text{out } t \mid (i (t+1)) \\ \vdash_{def} \text{ regUnit_spec } r \text{ i ld clr out } = \\ & (\forall \text{ t:num. out}(t+1) = (clr \ t \rightarrow (wordn \ r \ 0) \mid ld \ t \rightarrow i \ t \mid out \ t)) \\ \land (\text{out } 0 = (wordn \ r \ 0) ) \\ \vdash_{def} \text{ matchUnit_spec } r \text{ a b } m = \forall (\text{t:num}). \ m(t+1) = (addrEq \ r (a \ t, \ b \ t)) \rightarrow T \mid F" \end{array}
```

Memory Unit

As a first step towards composing devices, the memory specification used for the MMU verification is significantly expanded from the model used in [3]. The earlier model assumed a read-only memory that returned a value one clock cycle after a request was made. The new model defines asynchronous read and write operations. This model makes an implicit assumption that each memory request is satisfied before the next request is generated. Most of the new proof effort centered on establishing the correctness of the MMU control unit with the new memory specification.

```
 \begin{array}{c} \vdash_{def} \text{ memoryUnit_spec } r \text{ req rwe addr data done mem =} \\ (\text{done 0 = F}) \land \\ (\forall \text{ t. (req t)} \rightarrow \\ (\exists \text{ t'. Next done (t, t+t')} \land \\ (\exists \text{ t'. Next done (t, t+t')} \land \\ (wBIT (rwe t) => \\ ( (\text{mem (t+t')} = \text{ store } r (\text{mem t, addr t, data t)})) | \\ ( (data (t+t') = \text{ fetch } r (\text{mem t, addr t})) \land \\ (\text{mem (t+t')} = \text{ mem t}))) \\ | \\ ( (\text{done (t+1) = F}) \land \\ (\text{mem (t+1) = mem t}))) \end{array}
```

Control Unit

To process each memory request, the control unit will pass through several clocked phases. At each clock tick the control unit may change its phase depending on the results computed by the other internal units and the MMU input from the system bus. The control unit state is maintained by the variable phase. There are six distinct phases, however, not all phases are executed for each request. Which phases are executed depends on the validity of the memory request. Request evaluation begins with the control unit in phase 0 and completes when phase 0 is again reached. A valid request will require five phases with a delay of at least one time unit before each phase change.



Ξ

Figure 1: Abstract MMU Internal Block Diagram

The dataPath definition describes the interconnection between all the units other than the control unit.

H _{def} dataPath r	vAddr vData rwe mem tblPtrADDR tblPtr rAddr muxC tmpC tblC 1C rReg rlat match secOV fdone -	
E (mux1 mux2 id	ofs addOut data latOut secData.	
(regonit_spec	r vData tblC bitfalse tblPtr) A	
(regunit_spec	r data tmpC bitFalse secData) A	
(secUnit_spec	r vAddr secData rwe secOK) 🛛 🔨	
(splitUnit_spec	r vAddr id ofs)	
(mux3Unit_spec	id ofs (oneUnit_spec r) mux1 muxC) \wedge	
(mux3Unit_spec	tblPtr data latOut mux2 muxC) \wedge	
(addUnit_spec	r mux1 mux2 addOut) \wedge	
(latchUnit_spec	r addOut latOut IC)	
(matchUnit_spec	r vAddr tblPtrADDR match) A	
(muxUnit_spec	r vAddr latOut rAddr xlat)	
(memoryUnit_spec	r rReq rAddr data fdone mem)	

The implementation definition connects the datapath with the control unit. The state consists of the table pointer register value, the security Data register and the control unit phase (tblPtr, secData, phase). The input environment is provided by the system bus and the memory (vAddr, vData, rwe, superv, reqIn, mem). The output environment includes a real address and several control unit outputs (rAddr, done, ack, xlat). The memory address of the table pointer register is specified by the constant tblPtrADDR.

Correctness Statement

Several auxiliary definitions are used to express the final correctness statement. To relate the implementation to the specification, a temporal abstraction is constructed using the two predicates Next and First[9]. The predicate First is true when its argument t is the first time that g is true. The predicate Next is true when t2 is the next time after t1

```
\vdash_{def} controlUnit_spec reqIn super rwe match secOK fdone muxC tmpC tblC
                           1C rReq xlat done ack phase =
  ((muxC 0,tmpC 0,tblC 0,lC 0,rReq 0,xlat 0,done 0,ack 0,phase
0) = (0, F, F, F, F, F, F, F, O))
   (\forall t .(muxC(t+1),tmpC(t+1),tblC(t+1),lC(t+1),rReq(t+1),xlat(t+1),done(t+1), \\ \forall t t l r x d a P \% 
                                                              % M ttl rxda P
       ack(t+1), phase(t+1)) =
                                                              % U mba eloc H %
% X plt qtnk A %
                                                               (0, F,F,F, F,F,F,F, 1) |
        (phase t = 0) \rightarrow (reqIn t \rightarrow
                                                               (0, F,F,F, F,F,F,F, 0)) |
        (phase t = 1) \rightarrow (super t \rightarrow
                                                                ( 0, F,T,F, F,F,F,F, 5)
              ((wBIT (rwe t)) \land match t) \rightarrow
                                                                  0, F,F,F, F,F,T,T ,0)
                                                                  2, T,F,T, T,T,F,F, 2))
                                                                (
                                                                ( 1, F,F,F, T,T,F,F, 3)
          ((phase t = 2) \land fdone t) \rightarrow
          ((phase t = 3) \land fdone t) \rightarrow (sec0K t
                                                               ( 0, F,F,F, F,T,F,F, 4)
                                                           \rightarrow
                                                                ( 0, F,F,F, F,F,T,F, 0))
                                                               ( 0, F,F,T, F,T,T,T, 0)
         (phase t = 4) \rightarrow
                                                               ( 0, F,F,F, F,F,T,T ,0)
         (phase t = 5) \rightarrow
         (muxC t,tmpC t,tblC t,lC t, F ,xlat t,done t,ack t,phase t))
```

that g is true. The predicate stable_sigs states that between t1 and t2 the MMU inputs will remain constant.

```
 \begin{array}{l} \vdash_{def} \text{ First g t} = (\forall \text{ p:time. } p < t \Rightarrow \neg(g \text{ p})) \land (g \text{ t}) \\ \vdash_{def} \text{ Next g } (t1,t2) = (t1 < t2) \land \\ (\forall \text{ t:time . } t1 < t \land t < t2 \Rightarrow \neg (g \text{ t})) \land (g \text{ t}2) \\ \vdash_{def} \text{ stable_sigs t1 } t2 \text{ vAddr rwe tblPtrADDR data} \\ & \text{mem super} = \forall \text{ t'. } t1 < \text{ t'} \land \text{ t'} < t2 \Rightarrow \\ (\text{super t' = super t1}) \land (\text{vAddr t' = vAddr t1}) \land (\text{rwe t' = rwe t1}) \land \\ (\text{data t' = data t1}) \land (\text{tblPtrADDR t' = tblPtrADDR t1}) \land (\text{mem t' = mem t1}) \end{array}
```

The correctness theorem states that if the implementation is in phase 0 and a memory request is made, the implementation will eventually respond (c time steps later), when the state of the implementation matches the state defined by the specification for a set of given MMU inputs. The inputs must remain stable until the MMU responds to a request. If a memory request is not made, the acknowledgment line remains F, the phase remains 0 and the MMU table pointer register remains unchanged.

```
http://www.imp r vAddr vData rwe super tblPtr tblPtrADDR
              reqIn rAddr done ack xlat mem phase \Rightarrow
 (\forall t. (phase t = 0) \Rightarrow
  (reqIn t \rightarrow
   (\exists c. Next done(t,t + c) \land (phase(t + c)=0) \land
   (stable_sigs t (t + c) vAddr rwe tblPtrADDR
                  vData mem super \Rightarrow
   (mmu_spec r (vAddr t) (rwe t) (tblPtrADDR t)
               (tblPtr t) (vData t) (mem t) (super t)
           ack(t + c), rAddr(t + c), tblPtr(t + c)))
        =
  | ((ack(t + 1) = F))
                              Λ
       (phase(t + 1) = 0) \land
       (tblPtr(t + 1) = tblPtr t))
                                           ))
```

3 Memory Subsystem

An initial design integrated a FIFO cache stack inside the MMU but here we model a fully associative cache as part of the memory subsystem. The cache is described as a lookup table and implements a least recently used (LRU) replacement strategy. Each table entry consists of a key, a related data word, and a boolean indicating whether the entry is active. We will first describe the specification of the LRU replacement strategy in HOL, followed by the cache implementation.

```
TAB_ENTRY = ":bool#*address#*wordn" : typeTAB= ":(^TAB_ENTRY)list" : type\vdash_{def} live entry = (FST entry)\vdash_{def} key entry = (FST (SND entry))\vdash_{def} content entry = (SND (SND entry))
```

Several auxiliary (recursive) definitions describe table operations below. When an entry is inserted into the top of table, the entry at the bottom will be lost only when the table is "full" (all entries are live). In this respect, the table acts as a queue.

Ξ

ALE RULE ALE

-

-

```
 \begin{array}{l} \vdash_{def} (\texttt{TAB}_\texttt{FULL tb1} \ 0 = \texttt{live} \ (\texttt{EL 0 tb1})) \land \\ (\texttt{TAB}_\texttt{FULL tb1} \ (\texttt{SUC n}) = (\texttt{live} \ (\texttt{EL (SUC n) tb1}) \land \texttt{TAB}_\texttt{FULL tb1 n})) \\ \vdash_{def} (\texttt{TAB}_\texttt{INSERT tb1} \ \texttt{entry 0} = \texttt{[entry]}) \land \\ (\texttt{TAB}_\texttt{INSERT tb1} \ \texttt{entry} \ (\texttt{SUC n}) = (\texttt{APPEND} \ (\texttt{TAB}_\texttt{INSERT tb1} \ \texttt{entry n}) \\ (\texttt{(TAB}_\texttt{FULL tb1 n}) \rightarrow \texttt{[(\texttt{EL n tb1})]} \mid \texttt{[(\texttt{EL (SUC n) tb1})])}) \end{array}
```

A table lookup is successful if there is a key match for one of the entries. For a table size of n, TAB_HIT returns (SUC n) if the lookup fails.

```
\begin{array}{l} \vdash_{def} \mbox{KEY_MATCH rep tbl sg:*address n =} \\ (\mbox{live(EL n tbl) } \land \mbox{ ((addrEq rep) (key(EL n tbl), sg)) )} \\ \vdash_{def} \mbox{(TAB_HIT rep tbl sg m 0 =} \\ ((\mbox{KEY_MATCH rep tbl sg 0}) \rightarrow 0 \mid (\mbox{SUC m}))) \land \\ (\mbox{TAB_HIT rep tbl sg m (SUC n) =} \\ ((\mbox{KEY_MATCH rep tbl sg (SUC n})) \rightarrow (\mbox{SUC n}) \mid \mbox{TAB_HIT rep tbl sg m n})) \end{array}
```

Frequently, a single matched entry must be invalidated. This can occur due to the LRU policy or a memory write operation. Occasionally, the entire cache must be invalidated at the request of the operating system. The LRU policy requires that if a key match occurs, the entry be inserted at the top of the table. By invalidating the matched entry before the insertion, a table overflow will not occur. LRU_LOOKUP returns the requested data value and the updated cache table.

8.3.8

```
\vdash_{def} ENTRY_INVALIDATE entry = (F , key entry, content entry)
\vdash_{def} (TAB_INVALIDATE tbl 0 = [(ENTRY_INVALIDATE (EL 0 tbl))] ) \land
     (TAB_INVALIDATE tbl (SUC n) =
                (APPEND (TAB_INVALIDATE tbl n) [(ENTRY_INVALIDATE (EL (SUC n) tbl))]))
Hat (DEL_TAB_ENTRY rep tbl sg 0 =
                ((KEY_MATCH rep tbl sg 0) \rightarrow [(ENTRY_INVALIDATE (EL 0 tbl))] |
                                           [(EL 0 tbl)] )) ^
     (DEL_TAB_ENTRY rep tbl sg (SUC n) =
                (APPEND (DEL_TAB_ENTRY rep tbl sg n)
                        ((KEY_MATCH rep tbl sg (SUC n))
                                            [(ENTRY_INVALIDATE (EL (SUC n) tbl))]
                 [(EL (SUC n) tbl)] )))
                 I.
      LRU_REPL rep tbl entry n = TAB_INSERT (DEL_TAB_ENTRY rep tbl (key entry) n)
⊢def
                       entry n
\vdash_{def} LRU_LOOKUP rep mem tbl n addr data newTbl =
     let who = (TAB_HIT rep tbl addr n n) in
      ((who = (SUC n)))
                \rightarrow (data = fetch rep(mem, addr) \wedge
                    newTbl = TAB_INSERT tbl (T,addr,(fetch rep(mem,addr) )) n )
                     (data = (content (EL who tbl) \land
                 newTbl = LRU_REPL rep tbl (EL who tbl) n)
```

Using the above definitions, the cache-memory subsystem can be defined. This definition replaces memoryUnit_spec in the MMU specification and the new system is verified in a similar manner. The proof shows that the cache/memory system is consitent with the MMU memory model requirements.

```
\vdash_{def} cache_mem_spec r req rwe addr data done mem tbl n =
       (done \ 0 = F)
                      Λ
               (req t) -
       (∀ t.
          (∃ t'. Next done (t, t+t') ∧
               (wBIT (rwe t) =>
                                   = store r (mem t,addr t,data t) ) \land
                  ( (mem (t+t')
                     (tbl (t+t') = DEL_TAB_ENTRY r (tbl t) (addr t) n )
                  ( LRU\_LOOKUP r (mem t) (tbl t) n (addr t) 
(data (t+t')) (tbl (t+t')) )
                                                                    Λ
                     (mem (t+t') = mem t) ) ) )
            1
                ( (done (t+1) = F) 
                         (t+1) = mem t)
                   (mem
                          (t+1) = tbl t) ) )
                   (tbl
```

Cache Implementation

The cache implementation consists of a control unit and a stack of cache cells. Cache cells are the instantiation of the table entries described above—their state consisting of



P. TRUCTURE DATE:

Figure 2: Cache Cell Stack

the three tuple: (valid, address key, data). The action of each cache cell is defined by a two bit function code (req) sent by the cache control unit. The stack is formed by joining the outputs of a cache unit to the inputs of the next.

<pre> Haddid def (cache_block r state req sparceIn foundIn addr replState dataIn 0 =</pre>						
cache_blc) (cache_ (cach	ck fep state red cell rep (SUC n) e_block rep stat	i sparceln found) req addr (EL) te req sparceln	dIn addr replSta n state) foundIn addr rej	te dataIn (SUC n) = plState dataIn n)))		
 An and a second s						
<pre>Hat cache_ced let state = let match = (req = (F,F)</pre>	ll_spec rep n rec (EL n stateIn) (addrEq rep(ad)) → $%$ IDLE $%$	q addr replStat İn İdr,key state)	e (stateIn,sparc ∧ live state)	eIn,foundIn,dataIn) =		
stat) (req = (F,T) (match)	eIn, foundIn)) \rightarrow % INVALID \rightarrow	ı, (sparceIn ∨ ATE ON MATCH %	"live state),	dataIn) !		
(SET_	EL n stateIn(F,k	ey state, conter	at state), T, T,	content state)		
(stat)	eIn, foundIn)) \rightarrow % INVALID	ι, (sparceIn ∖ DATE %	<pre>/ "live state),</pre>	dataIn))		
SET_) Xreq = (T,T) (sparce)	EL n stateIn(F,k) \rightarrow PUSH DON In \rightarrow	ey state, conter WN %	nt state), found	In, T, dataIn)		
(stat (SET_	eIn, foundIn EL n stateIn rep	, T, cor 1State, foundIr	ntent state) 1, F,	dataIn))		

When a memory request is made, the control unit signals each cache cell to invalidate its entry if its key matches the input address (F,T). Memory write requests are also passed through to memory. If a read request is pending and the value is not in the cache, the value is fetched from memory. We assume one clock cycle is needed to read a value out of the cache if it is available. After the value fetch step is completed, the control unit pushes the new value onto the cache cell stack by issuing request (T,T).

8.3.10

req

address

To model memory, the cache implementation uses the same memory unit specification (memoryUnit_spec) stated previously. We then verify that the implementation behaves as specified. The implementation also provides a means of invalidating the entire table (request (T,F), however, this function is not present currently in the specification.

4 Summary

We have described the formal verification of an MMU and cache/memory subsystem. The MMU has been verified to perform correctly with an asynchronous memory model. The cache specification defines an LRU replacement policy which is implemented by an electronic block level design. The cache is also demonstrated to be consitent with MMU memory model requirements.

It has been convenient to represent the behavior of devices using abstract representations. This mechanism allows the verification effort to focus on the correctness of higher level abstraction. To verify a more concrete implementation, the abstract representation can be instantiated with components that implement concrete behavior. Extending this example, we plan to demonstrate how a complete system composed of many devices can be shown to correctly implement an abstract system specification.

References

- [1] W. R. Bevier, "Kit and the Short Stack," Journal of Automated Reasoning, vol. 5, 1989.
- [2] M. Gordon, "HOL: A Proof Generating System for Higher-Order Logic," in VLSI Specification, Verification, and Synthesis, (G. Birtwhistle and P. Subrahmanyam, eds.), Kluwer Academic Press, 1988.
- [3] E. T. Schubert and K. N. Levitt, "Verification of Memory Management Units," 2nd IFIP Working Conference on Dependable Computing for Critical Applications., February 1991.
- [4] E. T. Schubert, "Formal Verification of an LRU Cache in Higher Order Logic," technical report CSE-91-, University of California, Davis, September 1991.
- [5] W. R. Bevier, W. A. Hunt, and W. D. Young, "Toward Verified Execution Environments," *IEEE Symposium on Security and Privacy*, 1987.
- [6] A. Cohn, "A Proof of Correctness of the VIPER Microprocessor: the First Level," in VLSI Specification, Verification, and Synthesis, (G. Birtwhistle and P. Subrahmanyam, eds.), Kluwer Academic Press, 1988.
- [7] W. A. Hunt, "A Verified Microprocessor," Technical Report 47, The University of Texas at Austin, Dec. 1985.

- [8] W. A. Hunt, "Microprocessor Design Verification," Journal of Automated Reasoning, vol. 5, 1989.
- [9] J. J. Joyce, Multi-Level Verification of Microprocessor-Based Systems. PhD thesis, Cambridge University, December 1989.

I

-

11110111

E

- [10] P. J. Windley, The Formal Verification of Generic Interpreters. PhD thesis, University of California, Davis, 1990.
- [11] J. J. Joyce, "Totally Verified Systems: Linking Verified Software to Verified Hardware," Hardware Specification, Verification and Synthesis: Mathematical Aspects, July 1989.
- [12] E. T. Schubert, "Verification of Memory Management Units using HOL," technical report CSE-90-27, University of California, Davis, August 1990.

......