## N96-10036

59520

## THE SCHEME MACHINE:

## A CASE STUDY IN PROGRESS IN DESIGN DERIVATION AT SYSTEM LEVELS

## Steven D. Johnson

### Indiana University

The Scheme Machine is one of several design projects of the Digital Design Derivation group at Indiana University. It differs from the other projects in its focus on issues of system design and its connection to surrounding research in programming language semantics, compiler construction, and programming methodology underway at Indiana and elsewhere. The genesis of the project dates to the early 1980s, when digital design derivation research branched from the surrounding research effort in programming languages. Both branches have continued to develop in parallel, with this particular project serving as a bridge. However, by 1990 there remained little real interaction between the branches and recently we have undertaken to reintegrate them.

On the software side, researchers have refined a mathematically rigorous (but not mechanized) treatment starting with the fully abstract semantic definition of Scheme and resulting in an efficient implementation consisting of a compiler and virtual machine model, the latter typically realized with a general purpose microprocessor. The derivation includes a number of sophisticated factorizations and representations and is also deep example of the underlying engineering methodology.

The hardware research has created a mechanized algebra supporting the tedious and massive transformations often seen at lower levels of design. This work has progressed to the point that large scale devices, such as processors, can be derived from first-order finite state machine specifications. This is roughly where the language oriented research stops; thus, together, the two efforts establish a thread from the highest levels of abstract specification to detailed digital implementation.

The Scheme Machine project challenges hardware derivation research in several ways, although the individual components of the system are of a similar scale to those we have worked with before. The machine has a custom dual-ported memory to support garbage collection. It consists of four tightly coupled processes---processor, collector, allocator, memory---with a very non-trivial synchronization relationship. Finally, there are deep issues of representation for the run-time objects of a symbolic processing language.

The research centers on verification through integrated formal reasoning systems, but is also involved with modeling and prototyping environments. Since the derivation algebra is based on an executable modeling language, there is opportunity to incorporate design animation in the design process. We are looking for ways to move smoothly and incrementally from executable specifications into hardware realization. For example, we can run the garbage collector specification, a Scheme program, directly against the physical memory prototype, and similarly, the instruction processor model against the heap implementation.

PRECEDING PAGE BLANK NOT FILMED

NTENTIONALLY DESIGN



Steven D. Johnson DDD Project, Hardware Methods Laboratory Computer Science Department Indiana University sjohnson@cs.indiana.edu
http://www.cs.indiana.edu/hmg/hmg.html

## Thanks: NSF/MIP92 08745, NASA / NGT-50861

## Outline

- The Scheme Machine Prototype
- Context, Motivation, and Goals of the Research
  - Components of the Scheme Machine
- Issues in Verification
- Incremental Construction of Hardware
- Summary and Status



The Scheme Machine Prototype



Emulator in Actel FPGAs, PLDs and standard DRAM simms.

220

Languages, Ch. 12. 1993 B. Burger, The Scheme Machine (IU/CS TR #413). 1995 M. Wand, J. Guttman, J. Ramsdell, et al. VLISP: A Verified Im- plementation of Scheme (J. Lisp and Symbolic Computation).	<ul> <li>Context of the Research</li> <li>S.D. Johnson, Synthesis of Digital Designs from Recursion Equations, Gn. 5 (ThD dissertation)</li> <li>S.D. Johnson, Synthesis of Digital Designs from Recursion Equations, S.D. Johnson, et al. A Tactical Framework for Digital Design (WGI0.2 FM/VLSI).</li> <li>S.D. Johnson, et al. A Tactical Framework for Digital Design (WGI0.2 FM/VLSI).</li> <li>B.R. Wehrmeister, Derivation of an SECD Machine (IU/CS TR 2290)</li> <li>D. Boyen and K. Rath derive boolean system for a Scheme machine.</li> <li>HEEE Sid 1178-1990 IEEE Standard for the Scheme Programming Language.</li> <li>M. Wand, D. Friedman, C. Haynes, Essentials of Programming Languages, Ch. 12.</li> <li>B. Burger, The Scheme (I, Lisp and Symbolic Computation).</li> <li>M. Wand, J. Guttman, J. Ramsdell, et al. VLISP: A Verified Implementation of Scheme (I, Lisp and Symbolic Computation).</li> </ul>
The Scheme Machine Project Interpreter Heap Model	Complete Machine Model Chu Hcap
	The Scheme Machine Project Interpreter Heap Model
	·
	Language. 1992 M. Wand, D. Friedman, C. Haynes, Essentials of Programming
Language. 1992 M. Wand, D. Friedman, C. Haynes, Essentials of Programming	machine. 1991 IEEE Std 1178-1990 IEEE Standard for the Scheme Programming
machine. 1991 IEEE Std 1178-1990 IEEE Standard for the Scheme Programming Language. 1992 M. Wand, D. Friedman, C. Haynes, Essentials of Programming	#290) 1990 D. Boyer and K. Rath derive boolean system for a Scheme
<ul> <li>#290)</li> <li>1990 D. Boyer and K. Rath derive boolean system for a Scheme machine.</li> <li>1991 IEEE Std 1178-1990 IEEE Standard for the Scheme Programming Language.</li> <li>1992 M. Wand, D. Friedman, C. Haynes, Essentials of Programming</li> </ul>	(WGI0.2 FM/VLSI). 1988 R. Wehrmeister, Derivation of an SECD Machine (IU/CS TR
<ul> <li>190, D.D. DULDON, et. al., A JALMAN THAIRWON, JON DASIM, LEASIN, WC10.2 FM/VLSI).</li> <li>1988 R. Wehrmeister, Derivation of an SECD Machine (IU/CS TR #290)</li> <li>1990 D. Boyer and K. Rath derive boolean system for a Scheme machine.</li> <li>1991 IEEE Std 1178-1990 IEEE Standard for the Scheme Programming Language.</li> <li>1992 M. Wand, D. Friedman, C. Haynes, Essentials of Programming</li> </ul>	1984 W. Clinger, The Schema 211 Compiler (L&FF 84) 1985 S. D. Linger, The Schema 211 Compiler (L&FF 84) 1997 S.D. Lancos, and a Particul Fourier to Divided Device
<ul> <li>1984 W. Clinger, The Scheme 311 Compiler (L&amp;FF 84)</li> <li>1987 S.D. Johnson, et. al. A Tactical Framework for Digital Design (WG10.2 FM/VLSI).</li> <li>1988 R. Wehrmeister, Derivation of an SECD Machine (IU/CS TR #290)</li> <li>1990 D. Boyer and K. Rath derive boolean system for a Scheme machine.</li> <li>1991 IEEE Std 1178-1990 IEEE Standard for the Scheme Programming Language.</li> <li>1992 M. Wand, D. Friedman, C. Haynes, Essentials of Programming</li> </ul>	1983 S.D. Johnson, Synthesis of Digital Designs from Recursion Equa-
<ul> <li>1983 S.D. Johnson, Synthesis of Digital Designs from Recursion Equations, Ch. 5 (PhD dissertation)</li> <li>1984 W. Clinger, The Scheme 311 Compiler (L&amp;FF 84)</li> <li>1987 S.D. Johnson, et. al. A Tactical Framework for Digital Design (WG10.2 FM/VLS1).</li> <li>1988 R. Wehrmeister, Derivation of an SECD Machine (IU/CS TR #290)</li> <li>1990 D. Boyer and K. Rath derive boolean system for a Scheme machine.</li> <li>1991 IEEE Std 1178-1990 IEEE Standard for the Scheme Programming Language.</li> <li>1992 M. Wand, D. Friedman, C. Haynes, Essentials of Programming</li> </ul>	Context of the Research 1982 M. Wand, Semantics-directed machine architecture (POPL 92)
<ul> <li>CONTEXT OF LIFE ACCENTION</li> <li>1982 M. Wand, Semantics-directed machine architecture (POPL 92)</li> <li>1983 S.D. Johnson, Synthesis of Digital Designs from Recursion Equations, Ch. 5 (PhD dissertation)</li> <li>1984 W. Clinger, The Scheme 311 Compiler (L&amp;FF 84)</li> <li>1987 S.D. Johnson, et. al. A Tactical Framework for Digital Design (WG10.2 FM/VLSI).</li> <li>1988 R. Wehrmeister, Derivation of an SECD Machine (IU/CS TR #290)</li> <li>1990 D. Boyer and K. Rath derive boolean system for a Scheme machine.</li> <li>1991 IEEE Std 1178-1990 IEEE Standard for the Scheme Programming Language.</li> <li>1992 M. Wand, D. Friedman, C. Haynes, Essentials of Programming</li> </ul>	Control of the Decoude

Π

Scheme Machine Memory: 2 × 4 × 1, 000, 000 bytes Design Size: 20,000 gates (?) Speed: 2 MHz+ ( or 1.25 × DRAM)

-

Γ

2

-----



# **Digital Design Derivation Project**





## Scheme Machine Architecture



# **Components of the Scheme Machine**



 manual design, unverified (one bug so far) Dual-ported semispaces, multiplexed bus
 typical case: 2 opns. per 1.25 cycles
 refresh inhibits clock



 synchronization with CPU not verified
 algorithm not verified (VLISP?) collector, allocator, invalidator
 derived from XFSM. Heap Interface



**Issues in Verification** 



Higher level behavior specification

- Memory model
- Process synchronization
- Data abstraction hierarchy
- Multiple views



Incremental Construction of Hardware



# Incremental Construction of Hardware

- The software specification of the processor runs directly against both the software specification of the heap and (with functional test points exposed) the hardware prototype.
- The software specification of the processor, allocator, and collector, run directly against both the modeling environment's heap image and the hardware realization.
- We are seeking to develop an environment where modeling, simulation, emulation, and realization are closely integrated with verification.
- We are seeking to integrate multiple reasoning tools to apply to the verification problem.

## Summary and Status

- Design derivation extends and adapts programming methodology to hardware targets
- Language implementation, Scheme in this case, is a standard example,
- exposes hard (higher order) modeling issues
- a form of closure/completeness (Scheme Machine derivation & emulation could be run on the Scheme Machine).
- the Scheme Machine system specification exposes new verification problems in process coordination, algorithmic correctness, ....
  - the design environment explores the gap between modeling and implementation.
- components of the Scheme Machine, or their variations are viable products.