

# FABRICATION OF LARGE-AREA CCD DETECTORS ON HIGH-PURITY, FLOAT-ZONE SILICON\*

J.A. Gregory, B.E. Burke, M.J. Cooper,  
R.W. Mountain, and B.B. Kosicki

Lincoln Laboratory  
Massachusetts Institute of Technology  
Lexington, Massachusetts 02173-9108

*PER 11-35-83*  
*11-35-83*  
*8312*  
*P-23*

---

\*This work was sponsored, in part, by the Department of the Air Force and the National Aeronautics and Space Administration.

"Opinions, interpretations, conclusions, and recommendations are those of the author and are not necessarily endorsed by the United States Air Force."

**FABRICATION OF LARGE-AREA CCD DETECTORS  
ON HIGH-PURITY, FLOAT-ZONE SILICON**

**J.A. GREGORY, B.E. BURKE, M.J. COOPER  
R.W. MOUNTAIN, B.B. KOSICKI**

**MIT LINCOLN LABORATORY**




# OUTLINE

- **INTRODUCTION**
  - 1024 × 1024 CCD IMAGER
  - AXAF MISSION
  
- **PRESENCE OF DISLOCATIONS IN IMAGERS**
  - DARK CURRENT IMAGE
  - STRUCTURAL EVIDENCE
  - CHARACTERIZATION OF DISLOCATION TRAPS
  
- **CONTROLLING DISLOCATIONS**
  - CAUSES OF SLIP
  - DISLOCATION-FREE PROCESS DEVELOPMENT
  
- **RESULTS**
  - DARK CURRENT IMAGE
  - CTE
  - ENERGY RESOLUTION
  
- **CONCLUSIONS**

## **AXAF REQUIREMENTS OF CCD IMAGER**


- **LOW-NOISE ( $<2e^-$ ), HIGH SENSITIVITY ( $20 \mu V/e^-$ ) OUTPUT CIRCUIT**
- **$2 \mu m$  TROUGHS FOR HARDENING TO DISPLACEMENT DAMAGE**
- **HIGH QUANTUM EFFICIENCY FOR PHOTONS BETWEEN 0.25 keV AND 10 keV**
- **FABRICATED ON 6 – 10  $k\Omega$ -cm Si FOR DEEP DEPLETION**




**These figures describe the basic structure and the design features of a 1024X1024 CCD imager to be used as a soft x-ray sensor on the Advanced X-ray Astronomical Facility (AXAF). This sensor must have low noise and low charge transfer inefficiency for good energy resolution, deep depletion for efficient detection of x-rays > 5 keV, and must be radiation hardened to withstand radiation damage from energetic particles in space. This device is abutable on three sides of the imaging array, and this feature will be used in making the two multi-chip arrays for AXAF.**

# 1024 X 1024 FRAME-TRANSFER IMAGER

- 24 X 24  $\mu\text{M}$  PIXELS
- TRIPLE-POLY Si<sub>3</sub>N<sub>4</sub>-BURIED CHANNEL
- THREE SIDE ABUTTABLE
- TWO OR FOUR PORT OPERATION
- FRONT- OR BACK-ILLUMINATED







This figure depicts the CCD focal-plane assembly for ACIS (AXAF CCD Imaging Spectrometer). A 2x2-chip array is to be used for spectroscopic imaging while the 1x6 array will detect x-rays from a dispersive spectrometer. Both arrays must be slightly curved to best match the x-ray optics. The packaging of these arrays requires precise positioning which must be maintained through launch. We are developing at Lincoln Laboratory the packaging techniques for this focal plane. One of the key features of our approach is that individual devices may be replaced should they become damaged or found to be defective. The gaps between the pixels on adjacent chips will be less than 500  $\mu\text{m}$ , and the placement accuracy will be on the order of 25  $\mu\text{m}$ .



# OUTLINE


- INTRODUCTION
- ➔ ● PRESENCE OF DISLOCATIONS IN IMAGERS
  - DARK CURRENT IMAGE
  - STRUCTURAL EVIDENCE
  - CHARACTERIZATION OF DISLOCATION TRAPS
- CONTROLLING DISLOCATIONS
- RESULTS
- CONCLUSIONS






**This dark current image of a device shows the enhanced generation of current due to dislocations. This image illustrates the propagation of slip dislocations across the wafer  $\langle 110 \rangle$  directions.**

**The dislocations also cause the charge transfer inefficiency to rise from  $1 \times 10^{-6}$  to well over  $1 \times 10^{-5}$ .**




**This is a photo of a portion of a device after the polysilicon gates, SiO<sub>2</sub>, and Si<sub>3</sub>N<sub>4</sub> layers have been removed down to the silicon substrate. The horizontal lines correspond to the LOCOS channel stops. The device was then etched lightly to reveal dislocations, seen here as oval or comma-shaped pits. The pits tend to line up along and orthogonal to the channel stops. Many of the dislocations occur at the edge of the LOCOS where the stresses are highest.**


# MEASURING PROPERTIES OF TRAP LEVELS IN CCD




PARTIALLY FILL P1  
WELLS WITH CHARGE



FORWARD-REVERSE  
CLOCKING CYCLE  
TO FILL TRAPS




PAUSE WHILE TRAPS  
EMPTY



FORWARD-REVERSE  
CYCLE




PAUSE WHILE TRAPS  
EMPTY





**This viewgraph indicates the technique used to locate the position of traps in the CCD by multi-reversal clocking. The presence of traps transfers charge between charge wells. This transfer can be monitored and analyzed to derive the fundamental properties of the traps.**

# MEASUREMENT OF DISLOCATION TRAP PARAMETERS

CHARGE SURPLUS/DEFICIT FROM MULTIREVERSAL CLOCKING PAST TRAP



TEMPERATURE DEPENDENCE OF DISLOCATION TRAP EMISSION TIME






The figure on the left of the viewgraph indicates the number of electrons that are transferred between potential wells during multi-reversal clocking at various temperatures. The figure on the right plots charge surplus data as a function of temperature to obtain the activation energy and capture cross section of the trap.


# OUTLINE

- INTRODUCTION
- PRESENCE OF DISLOCATIONS IN IMAGERS
- ➔ ● CONTROLLING DISLOCATIONS
  - CAUSES OF SLIP
  - DISLOCATION-FREE PROCESS DEVELOPMENT
- RESULTS
- CONCLUSIONS




# **INTRODUCTION OF GLISSILE DISLOCATIONS DURING FABRICATION OF AXAF CCD IMAGERS**

- **SUSCEPTIBILITY OF FLOAT ZONE Si TO PLASTIC DEFORMATION**
  - **DEEP-DEPLETION REQUIREMENTS DICTATE USE OF HIGH RESISTIVITY, FLOAT-ZONE Si**
  - **FLOAT-ZONE Si LACKS INTERSTITIAL O ATOMS THAT PIN DISLOCATIONS IN CZOCHRALSKI Si**
- **SOURCES OF STRESS DURING FABRICATION**
  - **THERMAL GRADIENTS WHERE WAFER CONTACTS FURNACE BOAT**
  - **THERMAL GRADIENTS INDUCED BY WAFER INSERTION / WITHDRAWAL AND FURNACE RAMPING**
  - **FORCES IMPOSED BY INTRINSIC STRESSES IN OVERLYING MATERIALS**




**This viewgraph indicates why float-zone Si is susceptible to plastic deformation and lists some of the specific sources of stress induced during integrated circuit processing.**

# LOADING OF DEVICE WAFERS IN PROCESS FURNACE



**This drawing depicts the quartz wafer boat used for high-temperature processing of the device whose dark current image is shown above. The wafers are supported by grooves in four quartz rods that form the wafer boat. During furnace insertion and removal the silicon wafers heat and cool faster than the more massive wafer boat and result in temperature gradients across the wafer. These gradients produce stresses that initiate defects near the points where the wafers are supported by the boat. The density of dislocations is highest at these points; the density decreases as dislocations propagate across the wafer.**


# HEAT FLOW AND TEMPERATURE PROFILE OF WAFER DURING COOLING




**This figure indicates how heat flow from a wafer to the furnace walls is limited by radiation from the edge of the wafer. This dependence leads to a radial gradient in temperature and, in turn, to a hoop stress in the wafer.**



# STRESS INDUCED BY OVERLYING FILMS



- FORCES INDUCED BY COUPLE OF MATERIALS IN COMPRESSION AND TENSION




- FORCES AND REACTION
- FORCES INDUCED BY PATTERNED COUPLE OF MATERIALS IN COMPRESSION AND TENSION

**This viewgraph shows how stress can arise from material couples that are in tension and compression. On the left, uniform films lead to simple bowing of the couple, while on the right, patterning the films lead to warping of the couple and to high stress levels at the pattern edges. This situation pertains to wafer processing after stressed films have been etched.**

# **DEVELOPMENT OF DISLOCATION-FREE PROCESS FOR CCD SENSORS**


- **EMPLOY POLYSILICON BOATS**
- **SLOW WAFER INSERTION / WITHDRAWAL**
- **SLOW FURNACE RAMPING**
- **REDUCE FORCES DUE TO INTRINSIC STRESS**




**This viewgraph lists measures which can be taken to eliminate the incidence of plastic deformation during wafer processing. These procedures reduce the strength of any forces arising due to temperature differentials or to intrinsic stresses in the materials on the wafer.**

# OUTLINE


- INTRODUCTION
- PRESENCE OF DISLOCATIONS IN IMAGERS
- CONTROLLING DISLOCATIONS
- ➔ ● RESULTS
  - DARK CURRENT IMAGE
  - CTE
  - ENERGY RESOLUTION
- CONCLUSIONS






**This dark current image of a device shows that no pixels have enhanced electron generation due to dislocations, indicating our processing changes have been successful. The bright spots are due to cosmic rays.**

# DARK CURRENT DISTRIBUTION (NON-INVERTED MODE, -20 °C)



DISLOCATION FREE CCD




CCD WITH DISLOCATIONS



The changes in dark current level are apparent in this figure, where, on the left, the dark current histogram for the imaging array of a device containing dislocations is displayed. A dislocation free device is shown on the right hand side of the figure; this histogram is much narrower than the dislocated device and the distribution is not skewed toward higher dark current levels.


# CHARGE-TRANSFER EFFICIENCY (Mn K $\alpha$ X RAYS)



The CTI of dislocated and dislocation free devices are shown in this viewgraph, where it is apparent that the CTI of the dislocated device is quite poor compared to the device processed more conservatively. The CTI of dislocation free devices are consistently  $3 \times 10^{-6}$  or lower, from wafer to wafer and processing lot to processing lot.

# ENERGY RESOLUTION: WITH DISLOCATIONS

DISLOCATION FREE



These two figures show a comparison of histograms for devices with and without glissile dislocations. Both devices were illuminated with x rays from Fe<sup>55</sup>, and the energy resolution for the Mn K $\alpha$  line is 160 eV with and 130 eV without slip. The difference is due to the improved CTI in the device without slip.

## **SUMMARY**

- **DISLOCATIONS LIMITING PERFORMANCE OF HIGH RESISTIVITY IMAGERS CHARACTERIZED**
- **SOURCES OF STRESS IDENTIFIED AND DISLOCATIONS ELIMINATED**
- **CTI OF  $10^{-6}$  AND READ NOISE AS LOW AS  $1.3 e^{-}$  DEMONSTRATED**

