



(12) **United States Patent**
Duong

(10) **Patent No.:** US 6,513,023 B1
(45) **Date of Patent:** Jan. 28, 2003

(54) **ARTIFICIAL NEURAL NETWORK WITH HARDWARE TRAINING AND HARDWARE REFRESH**

(75) **Inventor:** Tuan A. Duong, Glendora, CA (US)

(73) **Assignee:** The United States of America as represented by the Administrator of the National Aeronautics and Space Administration, Washington, DC (US)

(* **Notice:** Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) **Appl. No.:** 09/412,199

(22) **Filed:** Oct. 1, 1999

(51) **Int. Cl.⁷** G06N 3/02

(52) **U.S. Cl.** 706/26; 706/34; 706/39; 706/40; 708/801

(58) **Field of Search** 706/26, 34, 39, 706/40; 708/801

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,866,645 A	9/1989	Lish	364/602
4,912,652 A	3/1990	Wood	364/513
4,951,239 A	8/1990	Andes et al.	364/807
5,039,870 A *	8/1991	Engeler	708/801
5,039,871 A *	8/1991	Engeler	708/801
5,093,899 A	3/1992	Hiraiwa	395/23
5,113,483 A	5/1992	Keeler et al.	395/23
5,130,563 A *	7/1992	Nabet et al.	706/40
5,136,176 A	8/1992	Castro	307/201
5,146,542 A *	9/1992	Engeler	706/34
5,150,450 A	9/1992	Swenson et al.	395/23
5,155,802 A *	10/1992	Mueller et al.	706/39
5,159,660 A	10/1992	Lu et al.	395/22
5,179,596 A	1/1993	Weingard	382/15
5,182,794 A	1/1993	Gasperi et al.	395/23
5,187,680 A *	2/1993	Engeler	708/801

(List continued on next page.)

OTHER PUBLICATIONS

Duong, Tuan A., "Cascade Error Protection: An Efficient Hardware Learning Algorithm," *IEEE/ICNN'95*, Perth, Western Australia, 1995, pp. 1-6.

Duong, Tuan A. and Daud, Taher, "Cascade Error Protection—A Learning Algorithm for Hardware Implementation," *IWANN'99*, Alicante, Spain, Jun. 2-4, 1999, pp. 1-9.


Duong, Tuan A., Kemeny, Sabrina, Daud, Taher, Thakoor, Anil, Sanders, Chris and Carson, John, "Analog 3-D Neuron Processor for Fast Frame Focal Plane Image Processing," *The Industrial Electronics Handbook, CCR Press; IEEE Press*, 1997, pp. 989-1002.

Primary Examiner—Wilbert L. Starks, Jr.

(57) **ABSTRACT**

A neural network circuit is provided having a plurality of circuits capable of charge storage. Also provided is a plurality of circuits each coupled to at least one of the plurality of charge storage circuits and constructed to generate an output in accordance with a neuron transfer function. Each of a plurality of circuits is coupled to one of the plurality of neuron transfer function circuits and constructed to generate a derivative of the output. A weight update circuit updates the charge storage circuits based upon output from the plurality of transfer function circuits and output from the plurality of derivative circuits. In preferred embodiments, separate training and validation networks share the same set of charge storage circuits and may operate concurrently. The validation network has a separate transfer function circuits each being coupled to the charge storage circuits so as to replicate the training network's coupling of the plurality of charge storage to the plurality of transfer function circuits. The plurality of transfer function circuits may be constructed each having a transconductance amplifier providing differential currents combined to provide an output in accordance with a transfer function. The derivative circuits may have a circuit constructed to generate a biased differential currents combined so as to provide the derivative of the transfer function.

32 Claims, 5 Drawing Sheets



U.S. PATENT DOCUMENTS

5,256,911 A	10/1993	Holler et al.	307/201	5,408,588 A	4/1995	Ulug	395/23
5,264,734 A	11/1993	Holler et al.	307/201	5,479,571 A	12/1995	Parlos et al.	395/21
5,280,564 A	1/1994	Shiomi et al.	395/23	5,625,751 A	4/1997	Brandwajn et al.	395/22
5,313,559 A	5/1994	Ogata et al.	395/23	5,625,752 A	4/1997	Swenson	395/24
5,333,239 A	7/1994	Watanabe et al.	395/23	5,648,926 A	7/1997	Douglas et al.	364/807
5,343,555 A	8/1994	Yayla et al.	395/24	5,781,702 A	7/1998	Alhalabi	395/24
5,347,613 A	9/1994	Chung et al.	395/24	5,857,178 A	1/1999	Kimura et al.	706/41

* cited by examiner





FIG. 1

FIG. 2






FIG. 3




FIG. 4




FIG. 5A




FIG. 5B




FIG. 5C

1

ARTIFICIAL NEURAL NETWORK WITH HARDWARE TRAINING AND HARDWARE REFRESH

ORIGIN OF THE INVENTION

The invention described herein was made -in the performance of work under a NASA contract, and is subject to the provisions of Public Law 96-517 (35 USC 202) in which the contractor has elected not to retain title.

BACKGROUND

Neural networks offer a computing paradigm that allows a nonlinear input/output relationship or transformation to be established based primarily on given examples of the relationship rather than a formal analytical knowledge of its transfer function. This paradigm provides for a training of the network during which the weight values of the synaptic connections from one layer of neurons to another are changed in an iterative manner to successively reduce error between actual and target outputs.

Typically, for neural networks to establish the transformation paradigm, input data generally is divided into three parts. Two of the parts, called training and cross-validation, must be such that the corresponding input-output pairs (ground truth) are known. During training, the cross-validation set allows verification of the status of the transformation relationship learned by the network to ensure adequate learning has occurred and to avoid over-learning. The third part, termed the validation data, which may or may not include the training and/or the cross-validation data set, is the data transformed into output.

Neural networks may be formed with software, hardware, or hybrid implementations for training connectionist models. One drawback with software techniques is that, because computers execute programmed instructions sequentially, the iterative process can be inconveniently slow and require vast amounts of computing resources to process the large number of connections necessary for most neural network applications. As such, software techniques are not feasible for most applications, and in particular, where computing resources are limited and large amounts of information must be processed.

In one approach for analog implementation of a synapse, the weight is stored as a charge on a capacitor. A problem with representing a weight as a stored charge is that charge leakage changes the weight of the connection. Although there are several approaches to eliminate charge leakage, such as reducing the capacitor's thermal temperature, or increasing its capacitance, they are not practical for most applications. As an alternative, an electrically erasable programmable read only memory or EEPROM may be used. Although this eliminates the charge leakage problem, such a device is too slow for high speed learning networks.

Hybrid systems on the other hand, are able to overcome the problem of charge leakage associated with capacitively stored weights by controlling training and refresh training digitally. In a typical hybrid system, the capacitively stored weight is digitized and monitored with digital circuitry to determine whether more training or whether refresh training is necessary. When necessary, the weight of the neuron is refreshed using the digitally stored target weight.

A significant drawback with hybrid training and refresh approaches is that it is not practical for very large scale neural networks, which are necessary for most applications.

2

This is because A/D and D/A converters must be used for weight quantization. For most training techniques, such as Error Back Propagation, weight quantization of each synaptic link requires at least 12 bit precision, or more, to provide sufficient resolution for simple problems. Such resolution is impractical for most implementations due to expense and size concerns. As such, either the resolution or the processing capability of the neural network usually is sacrificed. Thus, providing such resolution for each neuron of a massive neural network makes this approach impractical for typical applications.

SUMMARY OF THE PREFERRED EMBODIMENTS

In an embodiment of the present invention, a neural network circuit is provided having a plurality of circuits capable of charge storage. Also provided is a plurality of circuits each coupled to at least one of the plurality of charge storage circuits and constructed to generate an output in accordance with a neuron transfer function, along with a plurality of circuits, each coupled to one of the plurality of neuron transfer function circuits and constructed to generate a derivative of the output. A weight update circuit updates the charge storage circuits based upon output from the plurality of transfer function circuits and output from the plurality of derivative circuits.

In preferred embodiments, a training network and a validation network share the same set of charge storage circuits and may operate concurrently. The training network has a plurality of circuits capable of charge storage and a plurality of transfer function circuits each being coupled to at least one of the charge storage circuits. In addition, the training network has a plurality of derivative circuits each being coupled to one of the plurality of transfer function circuits and constructed to generate a derivative of an output of the one transfer function circuit. The validation network has a plurality of transfer function circuits each being coupled to the plurality of charge storage circuits so as to replicate the training network's coupling of the plurality of charge storage to the plurality of transfer function circuits.

Embodiments of each of the plurality of transfer function circuits may be constructed having a transconductance amplifier. The transconductance amplifier is constructed to provide differential currents I_1 and I_2 from an input current I_{in} and to combine the differential currents to provide an output in accordance with a transfer function. In such embodiments each of the plurality of derivative circuits may have a circuit constructed to generate a biased I_1 and a biased I_2 , combine the biased I_1 and biased I_2 , and provide an output in accordance with the derivative of the transfer function. In a preferred embodiment, in order to provide the derivative of the transfer function from the biasing and combining circuits and the transconductance amplifier outputs, each of the plurality of derivative circuits has a subtraction circuit.

A preferred method of the present invention is performed by creating a plurality of synaptic weights by storing charge on a plurality of capacitive circuits and generating a plurality of neuron outputs in accordance with a transfer function. The outputs are generated from the plurality of weights using a plurality of transfer function circuits. The derivative of each of the plurality of neuron outputs is generated using a plurality of derivative circuits each coupled to one of the plurality of transfer function circuits. A neural network is trained using a plurality of delta weights which are generated using the plurality of transfer function derivatives.

Furthermore, in a preferred method, a plurality of synaptic weights are established by storing charge on a plurality of capacitive circuits using a training network having a plurality of neurons each capable of providing outputs in accordance with a transfer function. The plurality of weights are shared with a validating network having a second plurality of neurons each capable of providing outputs in accordance with the transfer function. With this method cross-validation testing or validation testing may be performed using the validation network. Also with this method, training the neural network and performing the at least one of cross-validation testing or the validating testing may be performed simultaneously.

Such an approach eliminates the need for digital refresh circuitry and allows the advantages of speed, simplicity, and accuracy provided by analog storage to be exploited.

BRIEF SUMMARY OF THE DRAWINGS

FIG. 1 is a functional block diagram of a preferred embodiment in accordance with the present invention.

FIG. 2 is a flow diagram of a preferred method in accordance with the present invention.

FIG. 3 illustrates weights and neuron coupling in accordance with a preferred embodiment of the present invention.

FIG. 4 is a schematic diagram of a neuron and derivative circuit in accordance with a preferred embodiment of the present invention.

FIG. 5A is empirical data of the transfer function generated by embodiments of the present invention.

FIG. 5B shows an ideal derivative of the transfer functions of FIG. 5A with respect to the input signals.

FIG. 5C shows simulation data of the derivative of the transfer functions of FIG. 5A of the derivative circuit of FIG. 4.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS AND METHODS OF THE PRESENT INVENTION

Preferred embodiments of the present invention provide on-chip learning using an analog approach to capacitor training and refresh training. Such an approach eliminates the need for digital refresh circuitry and allows the advantages of speed, simplicity, and accuracy provided by analog storage to be exploited. Further, preferred embodiments incorporating the on-chip learning allow hardware implementation of training, cross-validation, and validation functions.

Turning to FIG. 1, in a preferred embodiment of the present invention a neural network is provided having two similar networks, one for training 100, and one for validation 200. With this embodiment, two distinct networks, training 100 and validation 200, share the same weights 110 between them. In this embodiment, the interconnection of weights 110 and neurons 160 of the training network 100 is replicated in the validation network 200 by sharing weights 110 and using neurons 260. Thus, in a preferred embodiment, the interconnection of weights 110 and neurons 160 is mirrored in the validation network 200.

In general, training involves summing the weights 110 of a layer, applying the summed weights 110 to a transfer function 160, providing the transfer function output either to a next layer as a weighted connection, or providing it for comparison with target data 140 to produce an error signal ϵ at 150 used to train the network 100.

During training iterations, the weight values 110 are continuously modulated using an error back propagation

type technique. Such a technique uses a means to generate delta weights 120 using an algorithm to determine the delta weight values necessary to train each of the weights 110. The delta weight means 120 uses the error signal 150 along with the derivative F' of the output of each neuron transfer function 160 to train each of the weights 110, or to train new hidden weights, not shown. The weights are updated based on the delta weight algorithm using a weight update circuit as is known in the art.

The validating network 200 performs cross-validating and validation testing. The validating network 200 performs cross-validating using a cross-validation data set 205 while the training network 100 is being trained using a training set 105. Cross-validating controls learning and freezing the learning rate of the training network 100 based on a predetermined threshold value to prevent over learning.

After learning is complete, the validating network 200 is used for validation testing of a validation or test data set 215, while refresh training of the previously learned weights occurs through the training network 100. Refresh training begins if the weights fall below a predetermined threshold of their trained values. As such, the weights are refreshed trained without having to use the original training data set 105. As a result of the separate training and validating networks 100 and 200, test set validation testing may occur concurrently with refresh training.

Thus, in implementation, one of the circuits is the learning network 100 which is computing the delta weights and updating them in real time. This network 100 learns the new and incomplete training patterns, and also enhances and recovers the weights which can be degraded by charge leakage or the failure of some components. Another circuit is, in parallel, the validating network 200 which is working simultaneously either to cross-validate or to validate data sets 205 or 215. Since two networks 100 and 200 are sharing the same weight set in parallel, the differences between the two networks 100 and 200 comprise multipliers (not shown), hidden neurons 160a and 260a, and output neurons 160c and 260c.

With the validating network 200 in parallel, the over learning state can be detected by validating the cross-validation data set 205 without interrupting the learning process. In addition, the speed of learning is not slowed down whether it is learning new weights in a new hidden unit, or learning all the new and old weights in new and old hidden units simultaneously. Because the speed of learning does not have an effect in the weight space, the method and circuit of preferred embodiment of the present invention provides learning new and old weight components simultaneously. Therefore, potentially, the learning network 100 is able to obtain the optimal trajectory since it can learn whole weight space repeatedly.

FIG. 2 illustrates a functional flow of training, cross-validating, and test set validating. With this method, weight values are calculated by a pseudo-inverse technique 500 and downloaded 600. A training data set 1100 is input to the training network 1000. The training data set 1100 may also be supplied to the validation network 2000 as the cross-validation data set 2100 of the validation network 2000. The output of the cross-validation data set 2100 is compared to a target data set to provide cross-validation error signals. The cross-validation error signals are compared to a threshold value in block 2200 to determine the learning state of the training network 1000. If the cross-validation error is less than the threshold level the learning rate η is frozen 1600 to prevent over learning. After the learning rate η is frozen,

b) a validation network comprising:

- (i) a plurality of transfer function circuits each being coupled to the plurality of charge storage circuits so as to replicate the coupling of the plurality of charge storage-to-the plurality of transfer function circuits of the training network.

2. The neural network circuit of claim 1 wherein each of the plurality of transfer function circuits comprises a transconductance amplifier having a transfer function constructed to provide differential currents I_1 and I_2 from an input current I_{in} and to combine the differential currents to provide an output in accordance with the transfer function.

3. The neural network circuit of claim 2 wherein each of the plurality of derivative circuits comprises a circuit constructed to generate a biased I_1 and a biased I_2 and to combine the biased I_1 and biased I_2 to provide an output in accordance with the transfer function.

4. The neural network circuit of claim 3 wherein each of the plurality of derivative circuits further comprises a subtraction circuit constructed to provide the derivative of the transfer function from the biasing and combining circuit and the transconductance amplifier outputs.

5. The neural network circuit of claim 4 further comprising a means to control the amplitude of I_1 and I_2 .

6. The neural network circuit of claim 5 further comprising a means to control the amplitude of the biased I_1 and the biased I_2 .

7. The neural network circuit of claim 1 wherein the training network is constructed to train using back propagation.

8. The neural network circuit of claim 7 further comprising a means for generating a plurality of delta weights from the plurality of derivative circuit outputs and a plurality of error signals ϵ .

9. The neural network circuit of claim 7 wherein the neural network circuit is constructed to train using cascade correlation.

10. The neural network circuit of claim 1 wherein the plurality of charge storage circuits comprise capacitors.

11. The neural network circuit of claim 1 wherein the transfer function is a sigmoidal transfer function.

12. A neural network circuit comprising:

- a) a plurality of circuits capable of charge storage;
- b) a plurality of circuits each being coupled to at least one of the plurality of charge storage circuits and constructed to generate an output in accordance with a neuron transfer function;
- c) a plurality of circuits each being coupled to one of the plurality of neuron transfer function circuits and constructed to generate a derivative of the output;
- d) a weight update circuit for updating the charge storage circuits based upon output from the plurality of transfer function circuits and output from the plurality of derivative circuits; and

wherein the neural network comprises separate training and validation networks, and wherein the training network comprises the plurality of charge storage, neuron transfer, and derivative circuits, and wherein the validation network comprises the plurality of charge storage circuits and further comprises a plurality of neuron transfer function circuits each being coupled to the plurality of charge storage circuits so as to replicate the coupling of the plurality of charge storage circuits-to-the plurality of neuron transfer function circuits.

13. The neural network circuit of claim 12 wherein each of the plurality of transfer function circuits comprises a

transconductance amplifier having a transfer function constructed to provide differential currents I_1 and I_2 from an input current I_{in} and to combine the differential currents to provide an output in accordance with the transfer function.

14. The neural network circuit of claim 13 wherein each of the plurality of derivative circuits comprises a circuit constructed to generate a biased I_1 and a biased I_2 and to combine the biased I_1 and biased I_2 to provide an output in accordance with the transfer function.

15. The neural network circuit of claim 14 wherein each of the plurality of derivative circuits further comprises a subtraction circuit constructed to provide the derivative of the transfer function from the bias and combine circuit and the transconductance amplifier outputs.

16. The neural network circuit of claim 12 wherein the plurality of charge storage circuits comprise capacitors.

17. The neural network circuit of claim 12 wherein the transfer function is a sigmoidal transfer function.

18. The neural network circuit of claim 12 wherein the neural network circuit is constructed to train using back propagation.

19. The neural network circuit of claim 18 wherein the neural network circuit is constructed to train using cascade correlation.

20. A method of signal processing in a neural network comprising:

- a) creating a plurality of synaptic weights by storing charge on a plurality of capacitive circuits;
- b) generating a plurality of neuron outputs in accordance with a transfer function from the plurality of weights using a plurality of transfer function analog circuits;
- c) continuously generating in real time a derivative of each of the plurality of neuron outputs using a plurality of derivative circuits each coupled to one of the plurality of transfer function circuits; and
- d) training the neural network using a plurality of delta weights generated using the plurality of transfer function derivatives.

21. The method of claim 20 wherein training further comprises controlling a learning rate of the plurality of weights using a validation network comprising a plurality of transfer functions circuits coupled to the plurality of weights.

22. The method of claim 21 wherein controlling the learning rate further comprises:

- a) supplying a cross-validation data set to the validation network;
- b) generating error signals at an output of the validation network;
- c) comparing the error signals to a threshold value; and
- d) setting the learning rate using a result of the comparison.

23. The method of claim 20 further comprising validating test set data using a validation network comprising a plurality of transfer functions circuits coupled to the plurality of weights.

24. The method of claim 23 wherein validating the test set data and training the neural network are performed simultaneously.

25. The method of claim 20 further comprising generating a second plurality of neuron outputs in accordance with the transfer function by sharing the plurality of weights and using a second plurality of transfer function circuits.

26. The method of claim 20 further comprising using a pseudo inverse technique to calculate an initial value for the plurality of weights.

11

27. The method of claim 20 wherein training further comprises adding a plurality of new hidden neurons to previously formed neurons based on the learning rate to generate a plurality of neuron outputs in accordance with the transfer function from a plurality of new hidden weights using a plurality of new transfer function circuits. 5

28. The method of claim 27 further comprising generating a derivative of each of the plurality of new hidden neuron outputs.

29. The method of claim 20 wherein generating a plurality of neuron outputs in accordance with a transfer function and generating a derivative of each of the plurality of neuron outputs further comprises using field effect transistors. 10

30. The method of claim 20 wherein generating a plurality of neuron outputs comprises generating differential output currents I_1 and I_2 for each of the plurality of neuron outputs, and wherein generating a derivative of each of the plurality of neuron outputs further comprises providing biases to each of I_1 and I_2 , and wherein generating a derivative of each of the plurality of neuron comprises using I_1 and I_2 and the 15

12

biased I_1 and biased I_2 to provide an output in accordance with the transfer function.

31. A method for signal processing in a neural network circuit comprising:

- a) training a plurality of synaptic weights by storing charge on a plurality of capacitive circuits using a training network having a plurality of neurons each capable of providing outputs in accordance with a transfer function;
- b) sharing the plurality of weights with a validating network having a second plurality of neurons each capable of providing outputs in accordance with the transfer function; and
- c) performing at least one of cross-validation testing or validation testing using the validation network.

32. The method of claim 31 wherein training and performing the at least one of cross-validation testing or the validating testing are performed simultaneously.

* * * * *