Validity of Using a Fixed Analog Input for Evaluating the SEU Sensitivity of a Flash Analog-to-Digital Converter

Stephen Buchner, Member, IEEE, Arthur B. Campbell, Senior Member, IEEE, Andrew Sternberg, Student Member, IEEE, Lloyd Massengill, Senior Member, IEEE, Dale McMorrow, and Clive Dyer.

Abstract—The SEU rate in a flash ADC (AD9058) on board a space experiment varied by more than an order of magnitude, depending on the input. A pulsed laser aided in elucidating the reasons, which were found to be the result of the unique design of the AD9058.

I. INTRODUCTION

Analog-to-Digital Converters (ADCs) are widely used in space systems, raising the concern that in the presence of ionizing particle radiation their performance will be degraded by single-event upsets (SEUs). SEUs appear as deviations from the expected digital output values. Those deviations may be large or small and may last for one conversion cycle or for many, depending on the type of ADC.[1,2]

Before being included in a spacecraft’s electrical system, ADCs must be tested for their SEU sensitivity using heavy ions and protons. Planning for the test involves making a decision on how to electrically configure the ADC, i.e., whether to use a static or dynamic input. Most SEU tests of ADCs have been performed with a fixed, or static, input voltage. The first reported SEU test of an ADC was for the AD42691 feed-forward, series-parallel converter with integral track-and-hold amplifiers, a device with a fairly complicated architecture.[1] SEUs appeared as both small and large deviations from the expected digital output value. The distribution of small deviations around the expected digital output value had a Gaussian shape, whereas large deviations (termed “offset” SEUs) appeared at multiples of the expected value. Because measurements were performed with a single analog input voltage, no information was obtained on whether the SEU distribution and cross-section depended on input voltage. A more recent publication details the testing of a high-speed (1.5 GSPS) flash ADC using a number of different static input voltages.[2] Of significance was the fact that the SEUs lasted for many conversion cycles and that the maximum deviation depended on ion LET. No significant dependence of SEU rate on analog input voltage was noted. The literature contains one report on SEU characterization of ADCs with a dynamic input.[3]

To improve our understanding of SEUs in ADCs, we selected an 8-bit flash ADC (AD9058) for inclusion in a space experiment – the Microelectronics and Photonics Testbed (MPTB). The goal of the space experiment was to measure SEU rates in space and compare them with calculated rates based on models of radiation response and the results of ground testing. Some initial results have previously been published.[4]

During the five years MPTB has been in orbit, five different analog input values were used. A dynamic input was avoided because of the increased complexity in designing the board and also in understanding the results. Ground testing involved measuring SEU cross-sections as a function of ion LET and proton energy. Because of limited time and resources, ground testing was done for only a single analog input voltage, the same voltage as used in one of the configurations in space. The results were used to calculate SEU rates in space for all input voltages and the calculated rates were compared with the actual SEU rates. The environment was continuously monitored using a proton telescope and heavy-ion spectrometers so that short-term variations in the environment could be taken into account when making the comparisons.

The results of our calculations, based on ground data, show remarkably good agreement with the observed SEU rates in space for four out of the five analog input voltages. However, for one input voltage, the measured SEU rate was smaller than the expected rate by over an order of magnitude. A pulsed laser was used to probe the SEU-sensitive areas of the chip to identify the origins of this anomaly. It revealed that for four of the input values the cross-section varied by about 20%. However, for the input value used when the observed SEU rate in space was unexpectedly low, the total SEU sensitive area measured with the laser was found to be much smaller. A circuit model of the unique structure of the ADC was used to explain this behavior. These results show conclusively that testing ADCs for their SEU sensitivity using...

Manuscript received September 17, 2003. This work was supported by NASA and DTRA.

Stephen Buchner is with QSS Group Inc., Seabrook MD 20706 USA (telephone: 301-286-5019; e-mail: sbuchner@pop500.gsfc.nasa.gov).
Arthur Campbell is with
Andrew Sternberg is with
Lloyd Massengill is with
Dale McMorrow is with Naval Research Laboratory, Washington DC 20000 USA (telephone 202-767-5469, e-mail: mcmorrow@ccs.nrl.navy.mil)
Clive Dyer is with

a series of fixed analog input voltages is not a valid approach. A more accurate method would be to use a dynamic input.

II. DESCRIPTION OF PART AND EXPERIMENT

The AD9058 is a dual 8-bit flash ADC that operates at 50 MSPS and has been described in a previous publication.[4] It consists of 128 comparators, interpolating latches, decoding logic and output registers. Normally, an 8-bit flash ADC requires 256 comparators. However, the AD9058 uses only half the number of comparators because its design uses a patented approach involving interpolating latches. Figure 1 shows a photomicrograph of one of the analog-to-digital converters on half of the chip. Although the manufacturer would not provide circuit diagrams and layouts, we were able to identify some of the functional parts on the chip. The comparators are visible as 32 identical structures in four parallel rows. The output registers, consisting of 8 identical structures, are clearly visible at the left end of the chip. Between the output registers and the banks of comparators is the ROM decoding circuitry. The encoding read-only memory is located between the rows of comparators.

Figure 1. Photomicrograph of one half of the AD9058 showing a single ADC. Each of the four horizontal structures contains 32 comparators. The eight output registers are at the left end of the chip.

Three AD9058 parts were included on the MPTB flight board. Together they provided six digital outputs. An identical board was used for ground testing. To ensure that there were no differences that might affect the measured SEU rates, the flight and ground software were identical. Different analog input voltages were applied to the ADC inputs by connecting them to a reference voltage through one of sixteen possible input values were selected. In order to minimize the amount of data storage, a command in software set a window around the expected output, and as long as the output remained within the window, no data were recorded. The width of the window was set sufficiently wide to bracket the noise around the digital output. SEUs were flagged and recorded when their values were outside the window. The environment.

heavy-ion fluxes in space were constantly measured and downloaded together with the SEU data so that changes in the radiation environment.

The results of the ground testing were discussed in a previous publication.[4] The functional dependence of cross-section on heavy ion LET together with the cross-sections measured at two different proton energies were used to calculate the SEU rates. We note that the digital output during all heavy-ion and proton testing was set to 118 and the window was between 114 and 124. For ground testing, one of the ADCs was removed from the board and inserted in a socket attached to the side of the board. The socket was sufficiently far away from all the other components on the board that only the ADC in the socket was irradiated with protons or heavy ions.

A pulsed-laser was used to identify the SEU sensitive areas.[4] To do this, a focused beam of light (diameter of 1.5 microns, wavelength of 590 nm, pulse width of 1 ps and repetition rate of 1 KHz) was scanned across the surface of the chip while the output was being monitored for SEUs. The same input analog voltages and digital output windows used in space were used for pulsed laser testing. The total SEU sensitive area, as measured with the pulsed laser, should correspond to the saturated SEU cross-section measured with heavy ions.

III. RESULTS

As previously mentioned, during the time MPTB has been in orbit five different analog voltage inputs have been used. Table I shows the nominal digital output values (in HEX and decimal) and the lower and upper values of the windows around the digital outputs. Table I also includes the date on which the configuration was set. The last data were collected on 12/14/02.

<table>
<thead>
<tr>
<th>Start Date</th>
<th>Digital Output</th>
<th>Lower Limit</th>
<th>Upper Limit</th>
</tr>
</thead>
<tbody>
<tr>
<td>11/27/97</td>
<td>0x11(17)</td>
<td>0xOF(15)</td>
<td>0x15(21)</td>
</tr>
<tr>
<td>6/13/98</td>
<td>0x45(69)</td>
<td>0x42(66)</td>
<td>0x4A(74)</td>
</tr>
<tr>
<td>11/8/98</td>
<td>0x75(117)</td>
<td>0x72(114)</td>
<td>0x7C(124)</td>
</tr>
<tr>
<td>4/6/99</td>
<td>0x84(132)</td>
<td>0x7F(127)</td>
<td>0x89(137)</td>
</tr>
<tr>
<td>1/13/00</td>
<td>0x63(99)</td>
<td>0x60(96)</td>
<td>0x6A(106)</td>
</tr>
</tbody>
</table>

A comparison of calculated and measured SEU rates in space was reported in a previous publication.[5] Comparisons were made both during the solar particle event of 5th November 2001, known as the Guy Fawkes Day Event, and during the "quiet" time prior to the event. At the time the digital output value for all the ADCs was set to 100 with a window bracketing the output from 96 to 106. (Clearly, SEUs that caused deviations in the three least significant bits were not recorded.) Those values are not the same as used during the heavy-ion and proton testing, yet the agreement between
the predicted SEU rate using the ground data and the actual SEU rate measured on board MPTB were remarkably close. This suggests that the LET thresholds and the saturated cross-sections for these two configurations are close.

A significant drop in the SEU rate was noticed after 6th April 1999 when the configuration was changed so that the output was 0x84(132) and the window extended from 0x7F(127) to 0x89(137). Table II shows the data for a three-month period when the board was operating continually and there were no solar events. The SEUs are listed in bold. Whenever an SEU was detected, all six ADC outputs were recorded. For example, on 8/22/99 the SEU had a value of 0x43, whereas all the other undisturbed ADCs had values between 0x82 and 0x86, a range well within the window bracketing the digital output. The data also show that the undisturbed outputs vary little from one event to the next.

TABLE II
ADC OUTPUT READINGS WHEN SEUS (IN BOLD) WERE DETECTED ON MPTB.

<table>
<thead>
<tr>
<th>Date</th>
<th>Out1</th>
<th>Out2</th>
<th>Out3</th>
<th>Out4</th>
<th>Out5</th>
<th>Out6</th>
</tr>
</thead>
<tbody>
<tr>
<td>8/22/99</td>
<td>84</td>
<td>43</td>
<td>83</td>
<td>82</td>
<td>84</td>
<td>85</td>
</tr>
<tr>
<td>8/08/99</td>
<td>83</td>
<td>83</td>
<td>82</td>
<td>82</td>
<td>85</td>
<td>E5</td>
</tr>
<tr>
<td>8/06/99</td>
<td>8D</td>
<td>83</td>
<td>83</td>
<td>84</td>
<td>84</td>
<td>85</td>
</tr>
<tr>
<td>7/28/99</td>
<td>83</td>
<td>83</td>
<td>8E</td>
<td>82</td>
<td>85</td>
<td>86</td>
</tr>
<tr>
<td>7/25/99</td>
<td>84</td>
<td>83</td>
<td>82</td>
<td>82</td>
<td>8D</td>
<td>85</td>
</tr>
<tr>
<td>6/17/99</td>
<td>84</td>
<td>84</td>
<td>84</td>
<td>85</td>
<td>86</td>
<td>B5</td>
</tr>
<tr>
<td>6/14/99</td>
<td>84</td>
<td>84</td>
<td>84</td>
<td>82</td>
<td>8B</td>
<td>86</td>
</tr>
</tbody>
</table>

MPTB is in a highly elliptical orbit whose apogee (1,200 km) is below the radiation belts and whose perigee (39,200 km) is near geostationary orbit. MPTB's orbit inclination is 63°. The spacecraft completes two orbits in almost exactly one day (24 hours). Fig. 2 is a plot of the proton flux (energies greater than 38 MeV) during part of an orbit on 7/28/99. The plot also shows where the SEU occurred. The peaks in the proton flux occur when MPTB passes through the proton belts. That information is used to establish that the SEU occurred outside the radiation belts and is, therefore, due to a cosmic ray. Fig. 3 shows a similar plot for 8/22/99 and in this case the SEU occurs in the heart of the proton radiation belt.

A previous publication reported that the SEU rate measured for the AD9058 during "quiet time" before and after the solar particle event that occurred on 5th – 6th November 2001 was 0.29 SEUs per device per day, or about 1 SEU per day for the whole board, which contains three devices. Those same calculations indicate that one third of the SEUs are due to cosmic rays and the remaining two thirds are due to tapped protons.

During the three-month period for which the digital output was 0x84, the solar activity was considerably lower than during the "quiet time" just prior to the Guy Fawkes Event. Associated with the lower solar activity was a doubling of the trapped proton flux as measured by CREDO as well as an increase in the cosmic ray flux. As a result, the SEU rate should increase to about 2 per day, so that over the three-month period (June through August) the total number of SEUs should be about 180, a number significantly larger than the 7 actually observed.

One explanation for this disagreement is a reduction in the SEU sensitivity as a result of the new analog input voltage. Retesting the device with protons and heavy ions was not an option, so we opted to use a pulsed laser, which has the advantage of providing spatial information on SEUs.

An ADC was probed with the pulsed laser under conditions identical to those on board MPTB, i.e., the same digital outputs and window widths. Figs. 4, 5, 6, 7 and 8 show which of the 128 comparators were SEU-sensitive for each configuration. The figures also give the values of the SEUs. Careful measurements with the laser revealed that the energies needed to produce SEUs were the same for all comparators. From this result one can conclude that each comparator had the same LET thresholds for ion-induced SEUs. Therefore, the overall SEU cross-section is just the sum of all the contributions from the various comparators. This suggests that the variation in SEU sensitivity for different input voltages must be due to different numbers of sensitive comparators for the different input configurations.
The data show that, in four of the five configurations, most of the comparators are sensitive to SEUs. The data also show that the digital values of the SEUs depend on which comparator is probed and on the magnitude of the analog input voltage. The number of insensitive comparator cells is different for each of the four input conditions, varying from 5 to 25. This should be reflected in the SEU cross-section, which should vary by about 20%. Such relatively small changes in the SEU cross-section are unlikely to be measurable, given the variability in the environment.

Fig. 4. Digital outputs for SEUs in comparator cells for digital output 0x11 and window (0x0f – 0x15). There are 5 unresponsive cells.

Fig. 5. Digital outputs for SEUs in each comparator cell for digital output 0x42 and window (0x42 – 0x4A). There are 25 unresponsive cells.

Fig. 6. Digital outputs for SEUs in each comparator cell for digital output 0x63 and window (0x60 – 0x6A). There are 14 unresponsive cells.

Fig. 7. Digital outputs for SEUs in each comparator cell for digital output 0x75 and window (0x72 – 0x7C). There are 18 unresponsive cells.

Fig. 8. Digital outputs for SEUs in each comparator cell for digital output 0x84 and window (0x7F – 0x89). There are 128 unresponsive cells.

There is, however, one unique condition that confirms that the reduced SEU sensitivity of the ADCs when the input is 0x84 is due to all the comparators being SEU insensitive. Fig. 8 shows that for an input of 0x84 and a window from 0x7F to 0x89, none of the comparator cells is sensitive to SEUs. This lack of sensitivity was confirmed by testing the other ADC on the same chip. An attempt was made to see whether SEUs could be observed by reducing the size of the window. It was possible to reduce the window only slightly to cover the range from 0x80 to 0x88, but no SEUs in any of the comparator cells were detected. The window could not be reduced any further because of system noise.

The pulsed laser was used to scan for SEUs for other analog input voltages. The number of comparators insensitive to SEUs varied from one input configuration to another. One particular case, where the output value was 0x24 and the window extended from 0xE1 to 0x27, is worth mentioning. Thirty out of the thirty-two cells in a single row were insensitive to SEUs.

Fig. 1 shows two vertical structures at the left end of the chip. The structure on the extreme left is believed to contain the eight output registers. The second vertical structure is believed to be the decoding circuit for converting from the Gray scale to binary. By probing all eight registers with the pulsed laser, we were able to establish that the five registers containing the five most significant bits were SEU sensitive for all configurations. The remaining three registers containing the three least significant output bits were not SEU sensitive because the window around the output masks any upsets produced in them. The decoding circuits feeding into those five output registers were also SEU sensitive.

Fig. 9 shows the values of the SEUs when the output registers and decoding circuits were probed with pulsed laser light. Comparison of the SEU values in figure 9 with those in Table II show that all the upsets that occurred in space were due to upsets in the output registers and decoding circuits. The only difference is for the case where the SEU in space had a value of 0x45 and in the laboratory a value of 0x43. That difference is due to noise in the system that affects the least significant bit.

<table>
<thead>
<tr>
<th>MSB</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>LSB</th>
<th>HEX</th>
</tr>
</thead>
<tbody>
<tr>
<td>45</td>
<td>E5</td>
<td>B5</td>
<td>9D</td>
<td>8D</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
</tr>
</tbody>
</table>

Fig. 9. Values of SEUs when the output registers were probed with the pulsed laser light. The blank entries indicate no SEUs when those bits were probed.

The values of the SEUs in the output registers are consistent with upsets generated in the various bits of the expected digital output (0x85). The binary representation of 0x85 is 10000101. Fig. 10 shows the expected value (in binary) in the first row and, in subsequent rows, the values obtained when different registers were irradiated with laser light. No SEUs were produced when the top three output registers were probed with laser light. When the fourth register from the top was irradiated, the “0” changed to a “1” and the value of the SEU was 0x8D. Irradiating the fifth register from the top caused upsets in bit #3 and bit #4, causing 10000101 to become 100111101 or 0x9D. Irradiating the bottom register caused SEUs in the two most significant bits and the digital output switched from 10000101 to 01000101 or 0x45. Inspection of the last column in the figure shows the hexadecimal values of the SEUs. They are the same as those observed in the data obtained from MPTB. This means that, in some cases, the incident ion produced an SEU that caused more than one of the bits in the output to flip.

<table>
<thead>
<tr>
<th>MSB</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>LSB</th>
<th>HEX</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>B5</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>8D</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>9D</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>B5</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>E5</td>
</tr>
</tbody>
</table>

Fig. 10. The top row shows the binary bits for the expected digital output of 0x85. The next row down shows a value of 0x8D, which was due to a single SEU in the third bit (bolded). Subsequent rows are for SEUs in other bits.

IV. DISCUSSION

To understand why one value is far less sensitive than the rest, we needed to understand the operation of the device. Although the manufacturer was unwilling to provide us with any information, we obtained considerable information from patents obtained by the manufacturer. Using the information in those patents we were able to construct a model that we believe is fairly accurate of how the device operates.

We assumed that the “thermometer” encoding ROM stores values in Gray codes. Gray codes are a form of binary code where only one bit changes between any two consecutive numbers. The advantage of Gray codes is that the logical combination of two consecutive codes is typically much closer to the original values than the logical combination of two binary codes. The Gray codes are translated to ordinary binary values just before they reach the output registers. An XOR circuit was used to select the appropriate output word from the ROM.

Each comparator has two outputs that are inverted with respect to each other. Each output is used as input for two different interpolating latches. Thus, it is possible for an upset occurring in a comparator to affect two or three interpolating latches. Figure 11 is a simplified block diagram of the model used to analyze upsets in the AD9058 decoding circuitry.

Under normal circumstances, all of the outputs of the interpolating latches below a certain point would be one, and all those above the point would be zero. The result of this would be a single XOR gate turned on, which would select a single word from the ROM. When an error occurs in a comparator, there is the possibility of having multiple XOR gates turned on, and thus multiple output words from the ROM selected. The ROM output would be a logical combination of the selected words.

Fig. 11. Simplified schematic diagram of the ADC model, showing the comparators with differential outputs feeding into interpolating latches, followed by XOR gates, a ROM and decoding circuitry for converting from Gray code to binary.

To model errors in the decoding circuitry, we began by placing an expected thermometer code corresponding to an input code on the XOR inputs. We then toggled the value of each XOR input and recorded the binary outputs. For multiple bit upsets, we toggled two consecutive bits and recorded the output. The process was repeated for all 256 different possible input codes. For comparison, we also performed the same operation with the ROM storing raw binary outputs instead of Gray codes and using a combinatorial logic-decoding scheme similar to the 4-bit method illustrated in ref. [4].

Fig. 12. Number of sensitive comparators as a function of the input code. Gray codes are stored in the ROM and multiple upsets are assumed.

a single analog input voltage is sufficient to characterize the SEU cross-section for all analog input voltages.

We caution that the results presented here are characteristic of the particular device tested and are not applicable to other implementations. However, unique effects that may affect the SEU sensitivity of other ADCs can also be unraveled using the pulsed laser.

Finally, when the SEU cross-section depends on input voltage, testing should be done with an agile input with sufficient SEUs to obtain statistically meaningful results.

VI. REFERENCES


