Theorem Proving in Intel Hardware Design

John O'Leary Strategic CAD Labs, Intel Corporation

Abstract

For the past decade, a framework combining model checking (symbolic trajectory evaluation) and higher-order logic theorem proving has been in production use at Intel. Our tools and methodology have been used to formally verify execution cluster functionality (including floating-point operations) for a number of Intel products, including the Pentium 4 and CoreTMi7 processors. Hardware verification in 2009 is much more challenging than it was in 1999 – today's CPU chip designs contain many processor cores and significant firmware content. This talk will attempt to distill the lessons learned over the past ten years, discuss how they apply to today's problems, outline some future directions.

E. Denney, D. Giannakopoulou, C.S. Păsăreanu (eds.); The First NASA Formal Methods Symposium, pp. 5-5