



MODELING OF SONOS MEMORY CELL ERASE CYCLE

THOMAS A. PHILLIPS^a, TODD C. MACLEOD^a, and FAT D. HO^b



^aNational Aeronautics and Space Administration, Marshall Space Flight Center, Huntsville, Alabama, 35812, U.S.A.

^bThe University of Alabama in Huntsville, Department of Electrical and Computer Engineering, Huntsville, Alabama 35899, U.S.A.

INTRODUCTION

- Utilization of Silicon-Oxide-Nitride-Oxide-Silicon (SONOS) nonvolatile semiconductor memories as a flash memory has many advantages.
- These electrically erasable programmable read-only memories (EEPROMs) utilize low programming voltages, have a high erase/write cycle lifetime, are radiation hardened, and are compatible with high-density scaled CMOS for low power, portable electronics.
- In this paper, the SONOS memory cell erase cycle was investigated using a nonquasi-static (NQS) MOSFET model.
- Comparisons were made between the model predictions and experimental data.

SONOS Device

- The modeled SONOS device is shown in Figure 1.




Figure 1: SONOS Device Layout

- SONOS device parameters
 - Tunneling oxide thickness ($t_{\text{ox,tun}}$) – 6nm
 - Floating gate thickness – 6nm
 - Oxide thickness (t_{ox}) – 7nm
 - Channel length (l) – 0.35 μm
 - Device width (w) – 0.25 μm
 - Gate length (l')
 - Gate overlap over Drain/Source (x_j)
- Calculated Capacitances
 - $C_{\text{oxg}} = (\epsilon_{\text{ox}}/t_{\text{ox}}) w l'$
 - $C_{\text{ox,tun}} = (\epsilon_{\text{ox}}/t_{\text{ox,tun}}) A_{\text{tun}}$
 - $C_{\text{oxgd}} = (\epsilon_{\text{ox}}/t_{\text{ox,tun}}) w x_j$
 - $C_{\text{oxgs}} = (\epsilon_{\text{ox}}/t_{\text{ox,tun}}) w x_j$
 - $C_{\text{total}} = C_{\text{oxg}} + C_{\text{ox,tun}} + C_{\text{oxgd}} + C_{\text{oxgs}}$
 - $l' = l + 2x_j$
 - $A_{\text{tun}} = w l$

ERASE MODEL DEVELOPMENT

- Applying Gauss' Law to the floating gate provides

$$Q_{\text{FG}} = C_{\text{oxg}} (V_{\text{FG}} - V_{\text{GB}}) + C_{\text{ox,tun}} (V_{\text{FG}} - \phi_{\text{S}} - \phi_{\text{MS}}) + C_{\text{oxgs}} (V_{\text{FG}} - V_{\text{SB}}) + C_{\text{oxgs}} (V_{\text{FG}} - V_{\text{DB}}) \quad (1)$$
- During Erase cycle device is in accumulation mode
 - ϕ_{S} should be on the order of a few hundredths of a volt and can be neglected
- Taking the time derivative of equation 1, and realizing that $dQ_{\text{FG}}/dt = -I_{\text{tun}}$ leads to

$$dQ_{\text{FG}}/dt = -I_{\text{tun}} = C_{\text{total}} (dV_{\text{FG}}/dt) - C_{\text{oxg}} (dV_{\text{GB}}/dt) \quad (2)$$
- Rearranging equation 2 to solve for the floating gate voltage provides

$$(dV_{\text{FG}}/dt) = [C_{\text{oxg}} (dV_{\text{GB}}/dt) - I_{\text{tun}}] / C_{\text{total}} \quad (3)$$
- Equation 3 can be solved for the floating gate voltage by numerical methods.
- Now the tunneling Electric Field can be calculated.

$$E_{\text{tun}} = (V_{\text{FG}} - \phi_{\text{S}}) / t_{\text{ox,tun}} \quad (4)$$
- Then the tunnel current can be calculated using the Fowler-Nordheim equation

$$I_{\text{tun}} = \alpha_{\text{Fnerase}} A_{\text{tun}} E_{\text{tun}}^2 \exp(-\beta_{\text{Fnerase}} / E_{\text{tun}}) \quad E_{\text{tun}} > 0 \quad (5.1)$$

$$I_{\text{tun}} = -\alpha_{\text{Fnerase}} A_{\text{tun}} E_{\text{tun}}^2 \exp(-\beta_{\text{Fnerase}} / |E_{\text{tun}}|) \quad E_{\text{tun}} < 0 \quad (5.2)$$

$$I_{\text{tun}} = 0 \quad E_{\text{tun}} = 0 \quad (5.3)$$
- Fowler-Nordheim constants
 - $\alpha_{\text{Fnerase}} = 1.23\text{e-}6$
 - $\beta_{\text{Fnerase}} = 2.37\text{e+}8$
- Now an updated value for the floating gate charge can be obtained from

$$dQ_{\text{FG}}/dt = -I_{\text{tun}}$$
- Finally an updated value for the threshold voltage can be calculated using

$$V_{\text{th}} = V_{\text{th0}} - (Q_{\text{FG}}/C_{\text{oxg}}) \quad (7)$$
- A software flowchart is shown in Figure 2.
- A logarithmic series was implemented for time steps t .
- Each of the equations was solved for each time step.




Figure 2: Software Flowchart

RESULTS

- For the SONOS erase operation V_{GB} was set to -8 VDC, V_{DB} and V_{SB} were set to 0 VDC.
- The calculated floating gate voltage is shown in Figure 3.




Figure 3: Gate Voltages

- The calculated tunnel current is shown in Figure 4. The calculated threshold voltage and the threshold voltage from the Cho & Kim device is shown in Figure 5.




Figure 4: Tunnel Current




Figure 5: Threshold Voltage

CONCLUSION

- A nonquasi-static model was developed for the SONOS memory cell erase cycle.
- The floating gate voltage, tunnel current, and threshold voltages were calculated based on the SONOS device parameters.
- The calculated threshold voltage curve had a slightly different slope than the threshold voltage curve from the Cho & Kim device, but there was still fairly good agreement between the two curves.

REFERENCES

- MacLeod, T. C., Phillips, T. A., and Ho, F. D.: Sonos Nonvolatile Memory Cell Programming Characteristics. Integrated Ferroelectrics. 2011; 124: 131-139.
- Payton, M. W.: A Physically-Derived Large-Signal Nonquasi-Static MOSFET Model for Computer Aided Device And Circuit Simulation. Master's Thesis, The University of Alabama in Huntsville, School of Graduate Studies, Huntsville, Alabama, 2004.
- Tsividis, Y. P., Operation and Modeling of the MOS Transistor, McGraw-Hill, New York, New York, 1999.
- Cho, M. K. and Kim, D. M.: High Performance SONOS Memory Cells Free of Drain Turn-On and Over-Erase: Compatibility Issue with Current Flash Technology. IEEE Electron Device Letters. 2000; 21: 399-401.