

Silicon Carbide Power Device Performance Under Heavy-Ion Irradiation

Jean-Marie Lauenstein¹, Megan Casey¹, Alyson Topper², Edward Wilcox², Anthony Phan², Stanley Ikpe³, and Ken LaBel¹

1. NASA Goddard Space Flight Center, Greenbelt, MD; 2. AS&D, Inc., Beltsville, MD; 3. NASA Langley Research Center, Hampton, VA

Abstract: Heavy-ion induced degradation and catastrophic failure in SiC power MOSFETs and diodes are examined to provide insight into the challenge of single-event effect hardening of SiC power devices.

Introduction

This work presents heavy-ion test data for several SiC power MOSFETs and diodes in order to increase the body of knowledge that will enable single-event effect (SEE) hardening of this technology. Specifically, diode data and MOSFET current signatures under different bias, temperature, and beam conditions are presented for devices from different manufacturers or different generations within a single manufacturer, and the emerging patterns are discussed.

Both the performance benefits of SiC over Si power devices (Fig. 1) and the high tolerance of commercial SiC components to total ionizing dose (TID) [1-3] have enhanced the allure of SiC technology in the aerospace community. To date, however, SiC power devices have not performed well under heavy-ion irradiation, suffering permanent degradation and/or catastrophic SEE (Fig. 2, modified from [6]) [4-6]. The mechanisms of heavy-ion induced degradation and failure are an active area of research [6-9].

High Breakdown Voltage (~ 10x vs. Si)

Low On-State Resistance $(\sim 1/100 \text{ vs. Si})$

High Temperature Operation (~ 200 °C)

High Thermal Conductivity (~ 10x vs. Si)

Fig. 1. Benefits of SiC power technology as compared to silicon.

Mass Savings

Power Savings

Cost Savings




Fig. 2. Power diode response to heavy-ion irradiation range from no permanent effect to leakage current degradation to sudden catastrophic single-event burnout (SEB) depending on the reverse bias voltage (V_R) during irradiation [6].

Test Methods and Devices

Table I: Summary of SiC Power Devices Tested

Device Type	Technology	# of Part Types/ Manufacturers	Voltage Rating (V)		
Power MOSFET	VDMOS*	7/4	1200 – 3300		
Diode	SBD [†]	3/3	650 – 1200		
Diode	PiN	2/1	1200 – 3300		
*VDMOS: Vertical, planar gate double-diffused power MOSFET †SBD: Schottky barrier diode					

Part Preparation

- Decapsulation via acid-etching or manufacturer-supplied unlidded.
- 1-mil parylene-C deposited to prevent arcing.
- Typical sample size of each part type: 15 pieces

Beam Conditions

- Heavy-ion beam facility and properties given in Table II.
- Flux range: under 10 cm⁻²·s⁻¹ up to 5×10^3 cm⁻²s⁻¹.

Diode Single-Event Effect Testing

- Test conditions:
- Reverse bias (V_R) incremented before each run;
- DC peak reverse voltage (V_{RRM}) and I-V curves measured after each run
- Failure criteria:
 - Maximum bias yielding no degradation: no measurable change in reverse current (I_R) pre- vs. post-irradiation;
- Threshold bias for sudden SEB: catastrophic failure $(\Delta I_R > 20 \text{ mA}, \text{ shorted device})$ upon beam shutter opening.

Power MOSFET Single-Event Effect Testing

- Test conditions:
 - Gate-source voltage (V_{GS}) held at 0 V (off-state);
- Drain-source voltage (V_{DS}) incremented before each run;
- Post-irradiation gate stress (PIGS) test performed and breakdown voltage (BV_{DSS}) measured after each run.
- Failure criteria:
 - Maximum bias yielding no degradation: no change in PIGS or BV_{DSS} pre- vs. post-irradiation;
 - Onset bias for current degradation: lowest bias yielding measurable change in gate (I_G) or drain (I_D) current during run;
- Threshold bias for sudden SEE: catastrophic failure $(\Delta I_D > 20 \text{ mA} \text{ and } BV_{DSS} < 1 \text{ V (shorted)}, \text{ or } \Delta I_G > 1 \text{ mA})$ immediately upon beam exposure.


Table II: Heavy Ion Facilities and Ions Used Values are Surface-Incident to the Die


Facility	lon	Energy (MeV)	LET* (SiC) (MeV-cm²/mg)	Range (SiC) (µm)	
TAMU	Ne	267	2.9	177	
	Ag	1110	49	66	
	Xe	1291	60	64	
LBNL	Ar	361	11	77	
	Cu	566	23	61	
	Kr	750	34	62	
	Xe	996	65	45	
*LET = linear energy transfer					

Results

Tables III and IV summarize results of the discrete power diode and MOSFET responses to heavy-ion irradiation. Device hardness was evaluated principally under Ag and Xe irradiation to reveal performance at typical robotic mission SEE hardness requirement conditions (LET > 40 MeV-cm²/mg in silicon, range to Bragg peak > overlayer + epilayer thickness). Diode ("D") and MOSFET ("M") manufacturers are distinguished by numerical identification; different parts from the same manufacturer are further distinguished by sequential lettering ("A", "B", etc.). See Test Methods section for definitions and criteria for the tabulated device responses. Importantly, the threshold bias condition necessary for catastrophic SEB or single-event gate rupture (SEGR) cannot be identified due to the rapid degradation and damage to the device when irradiated at biases just below that resulting in immediate catastrophic failure upon beam exposure [6]. In Table IV, V_{DS} levels falling between the maximum bias at which no damage was measured (column 4) and the onset bias for current degradation (column 5), resulted in latent degradation identified only after beam exposure during PIGS or BV_{DSS} testing. The degradation revealed by these tests was in part a function of ion fluence as opposed to a true single-event effect.


Table III: Summary of Discrete Power Diode Test Results








rate increases (non-linearly) with V_R [6]. Middle: SEB susceptibility is reduced b damage [6] and functionality is gradually lost. $dI_R/d\phi$ decreases possibly due to reduced mobility (thus impact ionization) from heat and/or collapsed drift fields from the distributed excessive I_R. Right: Immediate SEB upon a pristine D4 sample exposure to Ag ions.

10⁻³ 278 MeV Neon









 Known defect-dense SiC material results in sudden SEB at a lower fraction of rated V_R .




Table IV: Summary of Power MOSFET Test Results at 0 V_{GS}

Max V_{DS}

Voltage No Damage

Onset V_{DS}: I_D, I_G Degradation

1200 $| 50 < V_{DS} < 75 | 200 \le V_{DS} < 225 | 350 < V_{DS} < 400 | 500 < SEB \le 600$

Min V_{DS}

Sudden SEE





Fig. 5.A-C. Four possible regions of SiC MOSFET response include latent damage (not shown); Ig = Id runtime events (A); Id > Ig runtime events (B); and sudden catastrophic SEB (C).

Discussion



100 200 300

- Process and geometry play an important role in I_G-

Fig. 6. Elevated temperature (100 °C, red trace) has no effect on SEE in SiC power MOSFETs

Elapsed Time (s)

Discussion Cont'd

In silicon power MOSFETs, SEB susceptibility during radiation testing is often reduced by elevated temperature and/or by the addition of a drain resistor to dampen the drain voltage and suppress second breakdown. In two of the SiC power MOSFETs studied here, elevated temperature tests did not impact current degradation or sudden SEB onset, suggesting different fundamental mechanisms are involved in SiC power devices.

Small sample sizes limit the conclusions that can be drawn from the studies conducted here. It is hoped that this work will contribute meaningfully to the growing collaboration of SiC power device researchers seeking to understand the failure mechanisms in order to harden these devices against heavy ions and neutrons.

Conclusions

From the work presented here and performed by others, it is clear that serendipitously SEE-hard commercial SiC power devices are rare or non-existent. Most space applications will require SiC power devices that have been hardened to SEE.

All commercial SiC power devices evaluated here exhibit immediate catastrophic SEE at biases below 60 % of their rated breakdown voltage and experience permanent degradation down to much lower biases (< 10 % for MOSFETs). The catastrophic SEE safe operating area falls within the range of biases at which cumulative degradation occurs and at this time cannot be established for space applications. This limitation is compounded by the unknown impact of the non-catastrophic, cumulative heavyion damage on device life time. Much work remains to be done to reliably introduce SiC technology into space applications.

Acknowledgment

This work was supported in part by the NASA Electronic Parts and Packaging (NEPP) Program, NASA Solar Electric Propulsion Program, the NASA High-Temperature Boost Power Processing Unit Project, other NASA flight projects, and the Defense Threat Reduction Agency (DTRA). We thank the different manufacturers who contributed to this work.

In addition, we thank Ray Ladbury, Yusif Nurizade, Stephen Cox, Jim Forney, Martha O'Bryan, and Donna Cochran of NASA-GSFC, for technical assistance.

References

- [1] A. Akturk, et al., "Radiation Effects in Commercial 1200 V 24 A Silicon Carbide Power MOSFETs." IEEE TNS, vol. 59, pp. 3258-3264, 2012.
- [2] Z. Cher Xuan, et al., "Effects of Bias on the Irradiation and Annealing Responses of 4H-SiC MOS Devices," IEEE TNS, vol. 58, pp. 2925-2929, 2011
- SiO2/4H-SiC MOS Capacitors," IEEE TNS, vol. 53, pp. 3687-3692, 2006.
- [4] S. Kuboyama, et al., "Single-Event Burnout of Silicon Carbide Schottky Barrier Diodes Caused by High Energy Protons," IEEE TNS, vol. 54, pp. 2379-2383, 2007 [5] E. Mizuta, et al., "Investigation of Single-Event Damages on Silicon Carbide (SiC)
- Power MOSFETs," IEEE TNS, vol. 61, pp. 1924-1928, 2014. [6] S. Kuboyama, et al., "Anomalous Charge Collection in Silicon Carbide Schottky Barrier Diodes and Resulting Permanent Damage and Single-Event Burnout," IEEE TNS, vol. 53, pp. 3343-3348, 2006.
- [7] T. Makino, et al., "Heavy-Ion Induced Anomalous Charge Collection From 4H-SiC Schottky Barrier Diodes," IEEE TNS, vol. 60, pp. 2647-2650, 2013.
- [8] C. Abbate, et al., "Thermal damage in SiC Schottky diodes induced by SE heavy
- ions," Microelectronics Reliability, vol. 54, pp. 2200-2206, 2014. [9] T. Shoji, et al., "Experimental and simulation studies of neutron-induced single-event burnout in SiC power diodes," JJAP, vol. 53, p. 04EP03, 2014.

To be presented by Jean-Marie Lauenstein at the Institute of Electrical and Electronics Engineers (IEEE) Nuclear and Space Radiation Effects Conference (NSREC), Boston, Massachusetts, July 16, 2015.

Fig. 4. Low-Z ion exposure. Left: SEB in absence of I_B

degradation. Right: Despite minimal degradation at lower

V_R, sudden SEB occurs at a higher V_R (750 V vs. 600 V)

than sample on left, possibly due to inhibition by prior

damage [6]. Note $dI_R/d\phi$ increases slightly with total