National Aeronautics and Space Administration



Hardness Assurance for Total Dose and Dose Rate Testing of a State-of-the-Art Off-Shore 32 nm SOI CMOS Processor

Kenneth A. LaBel, Martin A. Carts – NASA Goddard Space Flight Center
Robert A. Gigliuto – MEI Technologies
Carl M. Szabo, Jr. – Dell Services Federal Government
Matt Kay, Tim Sinclair, Matt Gadlage, Adam Duncan,
Dave Ingalls – NAVSEA Crane

CMOS = complementary metal oxide semiconductor SOI = silicon on insulator

To be presented by Kenneth A. Ledel at the Institute of Electrical and Electronics Engineers (IESE) Much in and Space Radiction Effects Conference (MSREC), Sin Francisco, California, July 8-12. (813 and published on roop nava go.



Acronyms

Acronym	Details	Page First Used
AMD	Advanced Micro Devices	3
ATE	Automated Test Equipment	3
CHMOS	Complementary High Performance Metal Oxide Semiconductor	13
CMO5	Complementary Metal Oxide Semiconductor	1
CPU	Central Processing Unit	8
DDR3	Double Date Rate 3	6
DUT	Device Under Test	3
ETW	Electronics Working Group	2
GPU	Graphic Processor Unit	8
GUI	Graphical Interface Unit	8
HKMGs	Hı-K Metal Gates	6
IC	Integrated Circuit	7
IR	Infrared	11
ITAR	International Traffic in Arms	4
LINAC	Linear Accelerator	9
NASA	National Aeronautics and Space Administration	1
NEPP	NASA Electronics Parts and Packaging Program	2
PCI	Peripheral Congionent Interconnect	6
PD-SOI	partially-depleted silicon-on-insulator	1
POR	Power on Reset	12
SEL	Single-Event Latchup	5
SOI	Silicon on Insulator	1
USB	Universil Serial Bus	8
VGA	Video Graphics Array	8
UPGA	Micro Pin Grid Array	6

To be presented by Kenneth 4. LaBet of the institute of Electrical and Electronics Engineers (IEEE) Nucleur and Space Pad attention Effects conference (HSREC). San Francisco. California, July 8-12, 2013 and published on nopp nasa gov.



Outline

- Background and Motivation
- Device Under Test (DUT)
- Hardness Assurance Method(s)
- Total Dose Results
- Dose Rate Results
- Analysis
- Summary

Abstract: Hardness assurance test results of a AMD 32 nm SOI CMOS processor for total dose and dose rate response are presented. Testing was performed using commercial motherboards and software stress applications versus more traditional automated test equipment (ATE).

> AMD = Advanced Micro Divices CMOS = complementary metal oxide semiconductor SOI = silicon on insulator

To be prevented by Kenneth A LaBel at the inditate of flectional and Electronics Engineers (IEES) Nuclear and Space Radiation Effects Conference (NSPEC). San Francisco, California, July 5-12, 2015 and published on repp passagor.



Background and Motivation

- There has been much discussion throughout the community regarding the International Traffic in Arms (ITAR) regulations as they pertain to radiation-induced device tolerance. This is a dual edged sword:
 - How to protect critical U.S. technologies from unfriendly hands, while at the same time,
 - Commercial semiconductor manufacturers fear inadvertently exceeding the ITAR radiation levels.
- The authors selected a representative off-shore foundry product to evaluate how this semiconductor process would fare against a subset of the ITAR criteria: total dose and dose rate limits.
- How the testing was performed is of note and discussion for the radiation effects community:
 - Instead of the traditional bias board/automated test equipment (ATE) combo, we utilized commercial processor motherboards as the tester/bias board and a suite of "stress" tests (software tests that stress the device and measure performance).

Ta bu presented by Keunett A. LaBel at the Insuluta of Electrical and Electrosius Engineers (EEE) Human and Space Pr Conference (MSREC), San Francisco, Cristomia, July 8-12, 2013 and published on Jeop rissa, gov.



Current ITAR Microelectronics Radiation Levels -

Excerpt from THE UNITED STATES **MUNITIONS LIST -§ 121.1**

- (d) Radiation-hardened microelectronic circuits that meet or exceed all five of the following characteristics:
 - (1) A total dose of 5×10⁵ rad(Si);
 - (2) A dose rate upset threshold of 5×108 rad(Si)/sec;
 - (3) A neutron dose of 1×10¹⁴ neutrons/cm² (1 MeV equivalent);
 - (4) A single event upset rate of 1×10⁻¹⁰ errors/bit-day or less, for the CREME96 geosynchronous orbit, Solar **Minimum Environment;**
 - (5) Single-event latchup (SEL) free and having a dose rate latch-up threshold of 5×108 rad(Si)/sec.
- This effort looked at (1), (2), and part of (5)

To be presented by Nometin A. Label at the Institute of Electrical and Electronics Engineers (IEEE) Nucleor and Space Radiation Effects Conference-INSREC). San Franciaco, Cabifornia, July 8-12, 2013 and published on responsara you





The Device Under Test (DUT)

- The DUT is a modern state-of the-art dual-core processor from Advanced Micro Devices (AMD)
 - Part number: AMD A4-Series AD33000JHXBOX
 - Lot date code: DA 1153PGN
 - This is a 2.5 GHz dual-core processor
 - Integrated floating point unit
 - Both level 1 and level 2 caches
 - Dle size: 228 mm²
 - Nominally a 65 Watt thermal design power
 - Package: 905-pin lidded micro-Pin Grid Array (µPGA) package
 - The device utilizes the Liano processor core with on-chip peripherals including a dual-channel double date rate 3 (DDR3) memory controller, a Peripheral Component Interconnect (PCI) Express 2.0 controller and high definition graphics controller
- AMD is a fabless semiconductor manufacturer
 - This specific device is built on GLOBALFOUNDRIES' 32nm fab process located in Dresden, Germany
 - The process includes hi-K metal gates (HKMGs) on a partiallydepleted silicon-on-insulator (PD-SOI) substrate

 AMD specs http://www.cpu-world.com/CPUs/K10/AMD-A4-Series%20A43300%20AD3300OJZ22HX%20%28AD3300OJHXBOX%29 html

To be presented by Kennerin A. LaBel as the institute of Electrica and Electronics Engineers (EEE) Much Confurence (IISPEC). San Froncisco. California. July 8-12, 2013 and published on hepp. hasa gov.







Dose Rate Test Method

- Performed at NAVSEA Crane using the linear accelerator (LINAC) in electron beam mode
- Exposures made while executing intelBurn Test software on same motherboard as total dose tests. Full suite of stress tests run postexposure.






Total Dose Results


to be princed by Kenneth A. LaBel of the Institute of Electrical and Electronics Engineers (IEES) Nuclear and Space Reduction Effects conference (NSREG), San Francisco, Celifornia Buly 8-12, 2013 and published on https://

- Bottom line up front:
 - 3 samples irradiated
 - NO processor failures observed at tested levels (1, 4 and 17 Mrad(Si), respectively). "17" is NOT a typo.
- However.
 - Bias motherboard (though all but the processor were heavily shielded) experienced failures/anomalles
 - Surprisingly, DDR3 memory modules failed (though they passed "performance" in a commercial TRIAD memory tester post-Irradiation).
 - Varied by memory module with 1.1 krad(Si) being lowest failure level.
 - Fans degraded at ~ 4 krad(Si) required motherboard swap
 - 1 motherboard failed @ 9.7 krad(Si) entered a "biased, but unknown" state – required motherboard swap
 - Processor temperature "readings" degraded during all tests (see next chart)

To be presented by NectionA. Label of the insulate of Electrical and Electricals Engineers (EEE) Auch or and Space Rasistron Effects
Confurence (NSPEC), San Francisco, California, July 8-12, 2013 and published on repolars

0







Total Dose Processor "History"

- INTEL 80386-20 (test date: 1993) 1 μm CHMOS IV
 - Failure between 5-7.5 krad(Si)
 - http://radhome.gsfc.nasa.gov/radhome/papers/tid/PPM-93-062.pdf
- INTEL 80486DX2-66 (test date: 1995) 0.8 µm CHMOS V
 - Failure between 20-25 krad(Si)
 - http://radhome.gsfc.nasa.gov/radhome/papers/td80486.htm
- iNTEL Pentium III (test date: 2000-2) 0.25 μm
 - Failure ~500 krad(Si)
 - http://radhome.gsfc.nasa.gov/radhome/papers/tid/G020802_P3_TID.pdf
- AMD K7 (test date: 2002) 0.18 μm
 - Failure >100 krad(Si)
 - http://radhome.gsfc.nasa.gov/radhome/papers/tid/G020802_P3_TID.pdf
- Do we need more proof that scaling is improving digital CMOS total dose performance?

To be presented by Kinnston A. LaBel or the Institute of Electrical and Electronics Engineers (IEEE) Nuclear and Space Parkation Effects Conference (NORF**). San Francisco, California July 8-12, 2013 and published on region as a gov

4



Takeaway Thoughts

- Digital CMOS devices
 - Definitely can exceed portions of the ITAR criteria tested here without any intentional radiation hardening
- However, multiple support/peripheral devices (i.e., surrounding the processor) failed at levels well below ITAR criteria
 - Likely bipolar or analog (video) functions
- No ONE conclusion can be made whether "commercial technology is pushing the ITAR envelope inadvertently"
 - Depends on the technology and device, BUT the potential for some devices to "push" is there
- Hardness assurance method used here, while clearly not as thorough as traditional ATE, provides a reasonable approach that is cost-effective

To be presented by Kernath & Label at the institute of Electrical and Electronics Engineers (IEEE) Nuclea; and Space Radiation Effects Conference (rSREC). Son Francisco California July 8-12, 2013 and published on neppinasa gov.

4



Acknowledgements

- NASA Electronic Parts and Packaging Program
- NAVSEA Crane
- Defense Threat Reduction Agency
- National Reconnaissance Office

To by procured by Kenneth A. LaBel at the Institute of Electrical and Rivetionice Engineers (IEEE) Nuclear and Space Radiation Effects Conference (NSREC). San Francisco, California, July 8-12, 2013 and published on responses got

-5