


Dong-Il Moon, Jin-Woo Han, and Meyya Meyyappan  
Center for Nanotechnology, NASA Ames Research Center  
E-mail: dong-il.moon@nasa.gov

## Introduction


### Space Applications

#### Artificial satellites



Source: Google Earth


#### Satellite industry



- Thousands of the artificial satellites are on orbit.
- Continuous growth of the satellite industry is expected.


\*SSIR: State of the Satellite Industry Report, satellite industry association (2012)

### CMOS Technology in Space




## Fabrication of Suspended SiNWs

### Previous Approaches




- Suspended SiNW: basic building block for GAA FETs
- Previous approaches: SOI substrate or epitaxial growth on bulk - CMOS low-compatible, high cost, and low throughput

### SiNW by One-Step Etching Route (This Work)



## Electrical Characteristics




- SiNW GAA FET on a bulk substrate
- DIBL: 150 mV/V, SS: 87 mV/dec,  $I_{ON}/I_{OFF} > 10^6$

- Excellent immunity against SCEs
- GAA structure with SiNW channel


## Radiation Effects on SiNW GAA FETs

### Radiation Source




- $^{60}\text{Co}$  (Cobalt-60)
- Common radiation source
- g-ray with around 1.3 MeV
- c.f.) Part of cosmic ray
- Specific radiation condition
- Total dose : 1, 5, 10 Mrad( $\text{SiO}_2$ )
- Dose rate : 460 rad( $\text{SiO}_2$ )/s
- c.f.) 1 Mrad : typical tolerance of radiation hardened circuit


### Dose Dependency



## Process Optimization




Increment of isotropic etching time




Optimization of height and width of SiNWs


### Advantage of GAA




### Junction Modification



## Optimization of SiNW GAA FETs



## Process Flow of SiNW GAA FETs



## Conclusions

- An **one-step plasma etching route** was developed to form a suspended silicon nanowire on a bulk substrate.
- A **gate-all-around field-effect transistor** was fabricated and characterized for **radiation hardening applications**.
- The fabricated devices showed stronger radiation-tolerance than the double-gate MOSFETs due to the **separation between the channel and the isolation oxide**.
- The role of the **gate spacer** on TID effects was observed and verified through the **overlapped junction profile**.