

# SEU Analysis of Complex Circuits Implemented in Actel RTAX-S FPGA Devices

NASA

Melanie Berg, MEI Technologies/NASA GSFC

M. Friendlich, C. Perez, H. Kim, C. Seidlick, T. Irwin: MEI Technologies/NASA GSFC  
K. LaBel: NASA GSFC


Page 1

## Place, Route, and Gate Utilization are Stored in the FPGA Configuration

NASA

### *Configuration Defines:*

- Functionality (logic cluster)*
- Connectivity (routes)*
- Placement*



### *Configuration Switch Types:*

- Antifuse: One time Programmable (OTP)*
- SRAM: Reprogrammable (RP)*
- Flash: Reprogrammable (RP)*



Page 2

To be presented by Melanie Berg at the 11th European Conference on Radiation and its effects on components and systems (RADECS) conference 9/20 to 9/24/2010, Langenfeld, Austria, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.



# Configuration Switch Implementation and Single Event Upset (SEU) Susceptibility

NASA

## ANTIFUSE (OTP)



## SRAM (RP)




Page 3

# Actel RTAXs -Logic Building Block SEU and SET Susceptibility

NASA


RTAXs User Logic Blocks and Resources

- Flip-Flops (DFFs) (R-Cells)
- Combinatorial Logic (C-Cells)
- Global Routes (clocks and resets)



**R-Cell (Sequential Logic Block)**

**SEU:** Not Frequency dependent



**C-Cell (Combinatorial Logic Block)**

**SET:**

Frequency dependent

Page 4

To be presented by Melanie Berg at the 11th European Conference on Radiation and its effects on components and systems (RADECS) conference 9/20 to 9/24/2010, Langenfeld, Austria, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

# Actel RTAXs Susceptibility and Mitigation




Design Specific  
SEE upset rate

Configuration  
SEE upset rate


Functional logic  
SEE upset rate

Singlr. Event  
functional  
Interrupt



Combinatorial logic cells

Triple DFFs lower  $P_{DFFSEU}$  but can not mitigate  $P(fs)_{SET \rightarrow SEU}$  (upset rate in Frequency Dependent)



DFF

# FPGA Design Under Test Development



Repeatability ... increase statistics




Traditional FPGA Testing

- Stress and expose building blocks
- Divide and conquer... Determine separate error cross sections that correspond to specific:
  - Frequencies
  - Designs and Building blocks (when applicable)
- Fault Isolation... Create designs that will facilitate error differentiation

To be presented by Melanie Berg at the 11th European Conference on Radiation and its effects on components and systems (RADECS) conference 9/20 to 9/24/2010, Langenfeld, Austria, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.


# The Predominance of $P(fs)_{SET \rightarrow SEU}$ Requires High Frequency Testing and Combinatorial Logic

NASA



**Traditional + Inverters:  $P(fs)_{SET \rightarrow SEU}$  Tests**



Architecture Enhancement: Windowed Shift Register (WSR) for High Speed Signal Integrity



Page 7

# The WSR Advantage: Static Output

NASA



**Static output enhances signal integrity**

Page 8

To be presented by Melanie Berg at the 11th European Conference on Radiation and its effects on components and systems (RADECS) conference 9/20 to 9/24/2010, Langenfeld, Austria, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

## Highlights/Accomplishments: REAG WSR SEE Results

NASA

- Error rates are significantly dependent on Threshold LET ( $LET_{th}$ )
- Choice of design impacted  $LET_{th}$  ... number of C-Cells between DFFs
- Choice of data pattern and frequency of operation impacted  $LET_{th}$  (>2 orders of magnitude)

	Low Frequency	Increased Frequency
$LET_{th}$ MeV*cm <sup>2</sup> /mg	$LET_{th} > 37$	$8 < LET_{th} < 30$
Bit Error Rate (errors/bit-day)	$dE_{bit}/dt \approx 1 \times 10^{-10}$	$1 \times 10^{-10} < dE_{bit}/dt < 5 \times 10^{-8}$


If Frequency or data pattern were not varied during testing, then an incorrect  $LET_{th}$  and  $dE_{bit}/dt$  would had been calculated

Page 9

## Considerations when Developing a Complex Design under Test Architecture

NASA

- Are inverters efficient test structures?
- Want to investigate something more realistic than a shift register
  - It should have the characteristics of a complex design with:
    - fan-out and fan-in > 1
    - contains a mixture of sequential and combinatorial logic.
  - The circuit should be replicated to increase statistics.
  - Its state space can be traversed within relatively short time periods such that all states are equally likely to be subject to particle strikes during radiation testing.



Page 10

To be presented by Melanie Berg at the 11th European Conference on Radiation and its effects on components and systems (RADECS) conference 9/20 to 9/24/2010, Langenfeld, Austria, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

# Counters Meet Requirements




Has characteristics of a complex design with:

- fan-out and fan-in > 1
- contains a mixture of sequential and combinatorial logic.


Variety of data pattern frequencies ( $f_d$ )

State space Traversal =  $2^N/f_s$

Simplified Schematic – not actual



# Highlights/Accomplishments: Texas A&M Heavy Ion Results Counters versus WSRs



25MHz Counter LET<sub>th</sub> is lower than 25MHz WSR but similar to 100MHz CB WSRs (also has a LET<sub>th</sub> = 8.6MeV\*cm<sup>2</sup>/mg)

To be presented by Melanie Berg at the 11th European Conference on Radiation and its effects on components and systems (RADECS) conference 9/20 to 9/24/2010, Langenfeld, Austria, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

## Summary

NASA


- Because configuration, global routes, and configuration is hardened in the RTAXs device,  $P_{SET \rightarrow SEU}$  becomes the most significant source of upsets in radiation environments
- The ratio of combinatorial logic delay to clock frequency within a data path will drive  $P_{SET \rightarrow SEU}$ .
- Hence, Choice of Architecture and frequency can significantly affect SEE cross section and bit error rate RTAXs characterization
- Counter Arrays were driven near their top speed while containing several combinatorial logic levels. Subsequently they produced the lowest  $LET_{th} \rightarrow$  Highest bit error rate versus the shift register designs

Page 13

## Summary: REAG Evolution of FPGA Designs Under Test


NASA

Traditional Shift Register Testing  
with addition of Combinatorial logic




WSRs: High Speed  
Signal Integrity

Counter Arrays: More  
Realistic testing... not  
meant to replace  
WSRs – just an  
enhancement



All Designs are used for all  
FPGA dynamic tests



To be presented by Melanie Berg at the 11th European Conference on Radiation and its effects on components and systems (RADECS) conference 9/20 to 9/24/2010, Langenfeld, Austria, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.