



12

Different Aspects of Mitigation: Things to Think about during Presentation • Detection: - Watchdog (state or logic monitoring) - Checking ...Decoding - Action • Masking - Not letting an error propagate to other logic - Redundancy or checking - Turn off faulty path • Correction - Error state (memory) is changed - Need feedback

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.








Agenda


- Section I: Single Event Effects (SEEs) in Digital Logic
- Section II: Application of the NASA Goddard Radiation Effects and Analysis Group (REAG) FPGA SEU Model
- Section III: Reducing System Error: Common Mitigation Techniques


Break


- Section IV: When Your Mitigation Fails
- Section V: Xilinx V4 and Mitigation
- Section VI: Fail-Safe Strategies


Agenda (First Half) • Section I: SEEs in Digital Logic • Section II: Application of the NASA Goddard Radiation REAG FPGA SEU Model • Section III: Reducing System Error: Common Mitigation Techniques






















ASA Goddard F odel : Top Dow	 SEU 🐨
Model has 3 maj - P _{Configurat ion} + P configuration σ _{SEU}	010
■ Revolutionary Electronics in Space (ReSpace) / Mills	vices 14


































































 $P(fs)_{error} \propto P_{Configuration} + P(fs)_{functionalLogil} + P_{SEFI}$ Functional Data Path SEU Cross Sections and DFF Effects (Capturing StartPoint SEUs) $P(fs)_{functional Logic}$ $P(fs)_{SET \to SEU}$ 37











Generation P_{DFFSEU} versus Capture $P(fs)_{DFFSEU \rightarrow SEU}$		
PDFFSEU	P(fs)_DFFSEU-SEU	
Probability a StartPoint DFF becomes upset	Probability that the StartPoint upset is captured by the endpoint DFF	
Occurs at some point in time within a clock period	Occurs at a clock edge (capture)	
Not frequency dependent	Frequency dependent	



















How DFF or Combinatorial Logic Dominance Affects σ _{SEU}			
CALL PAG	$P(fs)_{DFFSEU \rightarrow SEU}$	$P(fs)_{DFFSEU \rightarrow SEU} P(fs)_{SET \rightarrow SEU}$	
Logic	DFF Capture	Combinatorial SET Capture	
Capture percentage of clock period	$(1 - \frac{\tau_{dly}}{\tau_{clk}}) = (1 - \tau_{dly} fs)$	$\frac{\tau_{width}}{\tau_{clk}} = \tau_{width} fs$	
Frequency Dependency	Increase Frequency decrease O _{SEU}	Increase Frequency Increase O _{SEU}	
Combinatorial Logic Effects	Increase Combinatorial logic increases τ_{dly} and decreases σ_{seu}	Increase in combinatorial logic increases P _{gen} and increases O _{SEU}	

























Mai	orityVoter =	$I1 \wedge I2 + I0$	$\wedge I2 + I0 \wedge I1$
10	11	12	Majority Voter
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	z olyt O	5 31
















No-TMR vs. LTMR: Combinatorial Logic Effects			
	No-TMR ProASIC3	LTMR ProASIC3 Combinatorial: SET capture P _{gen} P _{prop} t _{width} fs	
Significant circuit type	StartPoint DFF (sequential): SEU capture		
Significant P Model component	$P_{DFFSEU}(1-\tau_{dly}fs)$		
Error Type	One sided function	Two-sided function	
σ _{SEU} WSR8 vs. σ _{SEU} WSR0	$\sigma_{SEU} WSR_8 < \sigma_{SEU} WSR_0$	$\sigma_{SEU} WSR_8 > \sigma_{SEU} WSR_0$	
Relative σ _{seu} reasoning	WSR8 has more combinatorial Logic and more τ_{dly} between DFFs	WSR8 has more combinatorial Logic and has more opportunity for SET generation	































































	Probability Error I	Error Rate	LEO Upsets	GEO Upsets
			device-day	device-day
Configuration Memory: XQR4VSX55	Pconfiguration	$\frac{dE_{configuration}}{dt}$	7.43	4.2
Combined SEFIs per device	P _{SEFI}	$\frac{dE_{SEFI}}{dt}$	7.5x10 ⁻⁵	2.7x10 ⁻⁵









How Safe is Your Design?

- Understand the SEU error mode specifics?
- Are there lock-up conditions in my design?
- Does your strategy protect the entire critical path?
- Is the synthesized design fail-safe?
- Did you mitigate where you expected to mitigate?
- Can your watch-dog catch failure?
- Will your recovery scheme work?

to be presented by Melanie Berg at the F

What are the limitations of your verification strategy?

The list goes on... Based on error signatures of the target FPGA, the designer must keep all points in mind at all stages of the design

ce) / Military and Aerospace Programmable Logic Device.

Conclusion Understand the device's error signatures and upset rates before mitigation is implemented Not all designs are critical and may not need mitigation Be aware when correction is necessary: - Make sure you are correcting your state - Masking without correction can incur error accumulation and eventually break Detection circuits don't generally have redundancy and can be susceptible - make sure they are not making your design more susceptible (e.g. state machines) Perform proper trade studies to determine the type of mitigation necessary to meet requirements: - Upset rates - Area+Power - Complexity... completion and verification with time specified ce (ReSpace) / Military and A

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.