



## **New Developments in Field Programmable Gate Array (FPGA) Single Event Upsets (SEUs) and Fail- Safe Strategies**

**Melanie Berg, MEI Technologies in support of  
NASA/GSFC**

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) web site



## **Different Aspects of Mitigation: Things to Think about during Presentation**

- **Detection:**
  - Watchdog (state or logic monitoring)
  - Checking ...Decoding
  - Action
- **Masking**
  - Not letting an error propagate to other logic
  - Redundancy or checking
  - Turn off faulty path
- **Correction**
  - Error state (memory) is changed
  - Need feedback

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) web site

**To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) website.**



## Mitigation Concerns

- **Are you reducing error rate?**
  - Strategy may NOT reduce error rate but reduce system error (Masking)
  - Be careful not all FPGAs have the same Single Event Upset (SEU) error signatures
  - Poorly selected/implemented Mitigation scheme may increase upset rate instead of decrease
- **Accumulation versus Multiple Bit Upsets (MBUs) may need to be handled differently**
- **Tradeoffs: Is your scheme buying you anything?**
  - May reduce system error rate at a high cost (area, power, complexity, cost)
  - STOP.... Requirements may not need Mitigation
  - **If you can't validate that it meets requirements – then you can't fly it**

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site



## How Safe is Your Design?

- Understand the SEU error mode specifics?
- Are there lock-up conditions in my design?
- Does your strategy protect the entire critical path?
- Is the synthesized design fail-safe?
- Did you mitigate where you expected to mitigate?
- Can your watch-dog catch failure?
- Will your recovery scheme work?
- What are the limitations of your verification strategy?

***The list goes on... Based on error signatures of the target FPGA, the designer must keep all points in mind at all stages of the design***

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site

4



## Agenda

- **Section I: Single Event Effects (SEEs) in Digital Logic**
- **Section II: Application of the NASA Goddard Radiation Effects and Analysis Group (REAG) FPGA SEU Model**
- **Section III: Reducing System Error: Common Mitigation Techniques**

## Break

- **Section IV: When Your Mitigation Fails**
- **Section V: Xilinx V4 and Mitigation**
- **Section VI: Fail-Safe Strategies**

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.

5



## Agenda (First Half)


- **Section I: SEEs in Digital Logic**
- **Section II: Application of the NASA Goddard Radiation REAG FPGA SEU Model**
- **Section III: Reducing System Error: Common Mitigation Techniques**

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.

6

**To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.**

## Van Allen Radiation Belts Have Varying Particle Spectra



Van Allen Radiation Belts: Illustrated by Aerospace Corp.

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) web site.

7


## Source of Faults: SEEs and Ionizing Particles



- Terrestrial devices are susceptible to faults mostly due to:

- Alpha particles: from packaging and doping and
- Neutrons: caused by Galactic Cosmic Ray (GCR) interactions that enter into the earth's atmosphere.

Energy emitted from an atom or nucleus in the form of waves or particles



- Devices expected to operate at higher altitude (Aerospace and Military) are more prone to upsets caused by:

- Heavy ions: direct ionization
- Protons: secondary effects

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) web site.


8

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) website.

## Device Penetration of Heavy Ions and Linear Energy Transfer (LET)



- LET characterizes the deposition of charged particles
- Based on Average energy loss per unit path length (stopping power)
- Mass is used to normalize LET to the target material



$$LET = \frac{1}{\rho} \frac{dE}{dx} ; \text{MeV} \frac{\text{cm}^2}{\text{mg}}$$

Units

Average energy deposited per unit path length

Density of target material

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site.

9


## LET vs. SEU



### Error Cross Section ( $\sigma_{SEU}$ )

#### Terminology:

- Flux: Particles/(sec-cm<sup>2</sup>)
- Fluence: Particles/cm<sup>2</sup>
- The  $\sigma_{SEU}$  is calculated at several LET values (particle spectrum)
  - LET Threshold ( $LET_{th}$ ) is the point where errors are first observed (on-set)
  - LET Saturation ( $LET_{SAT}$ ) is the point where errors stop statistically increasing with LET



To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site.

10

## Single Event Faults and Common Terminology



- **Single Event Latch Up (SEL):** Device latches in high current state
- **Single Event Burnout (SEB):** Device draws high current and burns out
- **Single Event Gate Rupture (SEGR):** Gate destroyed typically in power MOSFETs
- **Single Event Transient (SET):** current spike due to ionization. Dissipates through bulk
- **Single Event Upset (SEU):** transient is caught by a memory element
- **Single Event Functional Interrupt (SEFI) -** upset disrupts function

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) web site.

11

## Single Event Effects (SEEs) and FPGA System Error



- **FPGA SEUs or SETs can occur in:**
  - Configuration
  - Combinatorial Logic (including global routes or control)
  - Sequential Logic
  - Memory Cells

***Every Device has different Error Responses – We must understand the differences and design appropriately***

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) web site.

12



## Agenda (First Half)

- Section I: Single Event Effects in Digital Logic
- Section II: Application of the NASA Goddard REAG FPGA SEU Model
  - Configuration  $\sigma_{SEU} (P_{configuration})$
  - Functional Data Path  $\sigma_{SEU} (P_{functionalLogic})$
  - Microsemi (Actel) ProASIC3 Example
- Section III: Reducing System Error: Common Mitigation Techniques

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.

13



## The NASA Goddard REAG FPGA SEU Model : Top Down Approach

*Top Level Model has 3 major categories of  $\sigma_{SEU}$ :*

$$P(f_s)_{error} \propto P_{Configuration} + P(f_s)_{functional\ Logic} + P_{SEFI}$$

Design  $\sigma_{SEU}$ 
Configuration  $\sigma_{SEU}$ 
Functional logic  $\sigma_{SEU}$ 
SEFI  $\sigma_{SEU}$

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.

14

**To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.**



$$P(fs)_{error} \propto (P_{Configuration} + P(fs)_{functional Logic} + P_{SEFI})$$


### Configuration SEU Cross Sections

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site



### Place, Route, and Gate Utilization are Stored in the FPGA Configuration

- **Configuration Defines:**  
Arrangement of pre-existing logic via programmable switches
  - Functionality (logic cluster)
  - Connectivity (routes)
  - Placement
- **Programming Switch Types:**
  - Antifuse: One time Programmable (OTP)
  - SRAM: Reprogrammable (RP)
  - Flash: Reprogrammable (RP)





To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site



# Programmable Switch Implementation and SEU Susceptibility



## ANTIFUSE (OTP)



## SRAM (RP)



To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website

# Configuration SEU Test Results and the REAG FPGA SEU Model



Configuration	REAG Model
Antifuse	$P(fs)_{error} \propto P_{functionalLogic}(fs) + P_{SEFI}$
SRAM (non-mitigated)	$P(fs)_{error} \propto P_{Configuration}$
Flash	$P(fs)_{error} \propto P_{functionalLogic}(fs) + P_{SEFI}$
Hardened SRAM	$P(fs)_{error} \propto P_{Configuration} + P_{functionalLogic}(fs) + P_{SEFI}$

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.



$$P(fs)_{error} \propto P_{Configuration} + P(fs)_{functional Logic} + P_{SEFI}$$

## Functional Data Path SEU Cross Sections


### Concepts of Synchronous Design

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site.

19




## Synchronous Design Basic Building Blocks: Combinatorial Logic and Flip-Flops (DFF's)



**Combinatorial Logic:** Output is a function of the inputs after some delay ( $\tau_{dly}$ )

$$Output = f(input, \tau_{dly})$$

**DFF:** Captures data input at clock edge and is a function of the clock period ( $\tau_{clk}$ )



$$Q = f(D, \tau_{clk})$$

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site.


20

## Component Libraries: Basic Designer Building Blocks




- **Combinatorial logic blocks**

- Vary in complexity
- Vary in I/O



- **Sequential Memory blocks (Flip-flops or DFFs)**

- Uses global Clocks
- Uses global Resets
- May have mitigation



To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.


21

## DFF's in a Synchronous Design



- All DFFs are connected to a clock
- Clock period:  $\tau_{clk}$
- Clock frequency:  $f_s$

$$\tau_{clk} = \frac{1}{f_s}$$




**DFFs are BOUNDARY POINTs in a synchronous design**

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.


22

## Deterministic Data Capture...Adhering to Setup ( $\tau_{su}$ ) and Hold Time ( $\tau_h$ ) for a DFF



To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site. 23

## StartPoint DFFs → EndPoint DFFs



To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site. 24

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.

## Synchronous Design Take Away Points



- **Basic Blocks: DFFs and Combinatorial logic**
- **DFFs are boundary points**
  - For each DFF (EndPoint) there is a backwards trace to start point DFFs
  - There is delay between StartPoint DFFs and endpoint DFFs
    - Combinatorial logic
    - Routes
- **SEU analysis is based on utilized DFFs in a design because a functional data path upset is not an upset unless it is captured by a DFF**

***The question is... If an upset occurs will it reach and affect an endpoint DFF?***

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.

25

$$P(fs)_{error} \propto P_{Configuration} + P(fs)_{functional Logic} + P_{SEFI}$$

## Functional Data Path SEU Cross Sections



To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.

26

## Configuration versus Data Path (Functional Logic) SEUs



- Configuration and Functional logic are separate logic
- Can be implemented with different technologies within one device
- Configuration is static and data paths are not. Requires a different test and analysis approach

*This explains why there are separate categories of error:*

$$P_{\text{configuration}} \text{ vs. } P_{\text{functionalLogic}}$$

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site

27

## SEUs and SETs in a Data Path





Combinatorial	Sequential
Logic function generation (computation)	Captures and holds state of data input at rising edge of clock
<p><b>SET</b></p>	
<p>SET: Glitch in the combinational logic: Capture is frequency dependent</p> <p><b>Double Sided</b></p>	<p>SEU: State changes until next cycle of enabled input: Next state capture can be frequency dependent</p> <p><b>Single Sided</b></p>

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site

28

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.



## SETs and a Synchronous System



- Generation ( $P_{gen}$ )
- Propagation ( $P_{prop}$ )
- Logic Masking ( $P_{logic.}$ )
- Capture

**All Components comprise:**

$$P(fs)_{SET \rightarrow SEU}$$


To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site.

31

## SET Generation: $P_{gen}$



- SET generation occurs due to an "off" gate turning "on".
- SET has an amplitude and width ( $\tau_{width}$ ) based on:
  - Amount of collected charge (i.e. small LET  $\rightarrow$  small SET)
  - The strength of the gate's load
  - The strength of its complimentary "ON" gate
  - The dissipation strength of the process.



$$Q_{coll} > Q_{crit}$$

$$Q_{crit} = C_{Node} * V_{Node}$$

Capacitance      Voltage


To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site.

32

## SET Propagation to an EndPoint DFF: $P_{prop}$



- In order for the data path SET to become an upset, it must propagate and be captured by its Endpoint DFF
- $P_{prop}$  only pertains to electrical medium (capacitance of path... combinatorial logic and routing)
  - Capacitive SET amplitude reshaping
  - Capacitive SET width reshaping
- Small SETs or paths with high capacitance have low  $P_{prop}$
- $P_{prop}$  contributes to the non-linearity of  $P(fs)_{SET \rightarrow SEU}$  because of the variation in path capacitance




To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.

33

## SET Logic Masking: $P_{logic}$



- $P_{logic}$ : Probability that a SET can logically propagate through a cone of logic. Based on state of the combinatorial logic gates and their potential masking.



Determining  $P_{logic}$  for a complex system can be very difficult

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.

34



## SET Capture at Destination DFF



The transient width ( $\tau_{width}$ ) will be a fraction of the clock period ( $\tau_{clk}$ ) for a synchronous design in a CMOS process.

$$P(\tau_{clk})_{SET \rightarrow SEU} \propto \frac{\tau_{width}}{\tau_{clk}}$$

Probability of capture is proportional to the width of the transient as seen from the destination DFF

$$P(fs)_{SET \rightarrow SEU} \propto \tau_{width} fs$$

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site

35



## Data Path Model and Combinatorial Logic SETs

$$\sum_{i=1}^{\#CombinatorialCells} P(fs)_{SET \rightarrow SEU(i)} \propto \sum_{i=1}^{\#CombinatorialCells} P_{gen(i)} P_{prop(i)} P_{logic(i)} \tau_{width(i)} fs$$

$$< \sum_{i=1}^{\#CombinatorialCells} P_{gen(i)} P_{prop(i)} \tau_{width(i)} fs$$

Upper Bound SET  $P_{logic}=1$

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site

36



$$P(fs)_{error} \propto P_{Configuration} \left( P(fs)_{functionalLogic} \right) + P_{SEFI}$$


### Functional Data Path SEU Cross Sections and DFF Effects (Capturing StartPoint SEUs)

$$P(fs)_{functionalLogic} \propto \left( P(fs)_{DFFSEU \rightarrow SEU} \right) + P(fs)_{SET \rightarrow SEU}$$

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website



### Conventional Theory: System Upsets Have a Static Component+Dynamic Component



$$P(fs)_{error} = P_{DFFSEU} + P(fs)_{SET \rightarrow SEU}$$

Takes into account upsets from combinatorial logic in DFF data path and the DFF potential for flipping its state

**Does not fully characterize DFF upsets as they pertain to a synchronous system**

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website

## StartPoint SEUs and a Synchronous System: New Stuff



- Generation ( $P_{DFFSEU}$ )
- $P_{prop}=1$  for hard state switch
- Logic Masking ( $P_{logic.}$ )
- Capture

**All Components comprise:**

$$P(fs)_{DFFSEU \rightarrow SEU}$$


To be presented by Melanie Berg at the Revolutionary Electronics In Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.

39

## Generation of DFF Upsets: $P_{DFFSEU}$



- Probability that a DFF will flip its state
- Can be a hard flip:
  - Will not change until the next clock cycle
  - Amplitude and width are not affected as with a SET
- Can be a metastable flip
  - No real defined state
  - Otherwise known as a “weak” state
  - Can cause oscillations in the data path



To be presented by Melanie Berg at the Revolutionary Electronics In Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.

40

## Generation $P_{DFFSEU}$ versus Capture $P(f_s)_{DFFSEU \rightarrow SEU}$



$P_{DFFSEU}$	$P(f_s)_{DFFSEU \rightarrow SEU}$
Probability a StartPoint DFF becomes upset	Probability that the StartPoint upset is captured by the endpoint DFF
Occurs at some point in time within a clock period	Occurs at a clock edge (capture)
Not frequency dependent	Frequency dependent

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site.

41

## Logic Masking DFFs... $P_{logic}$




- Logic masking for DFF StartPoints is similar to logic masking of combinatorial logic.
- DFF logic masking is generally the point where Triple Modular Redundancy (TMR) is inserted

$$P_{logic} > 0$$

for Voter... its upsets  
are not masked



$$P_{logic} = 0$$

for DFFs... their  
upsets are masked



To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site.

42





## Data Path Upsets and StartPoint DFFs

$$\sum_{j=1}^{\#StartPoint DFFs} P(fs)_{DFFSEU \rightarrow SEU(j)} \infty \sum_{j=1}^{\#StartPoint DFFs} P_{DFFSEU(j)} P_{logic(j)} (1 - \tau_{dly(j)} fs)$$

$$< \sum_{j=1}^{\#StartPoint DFFs} P_{DFFSEU(j)} (1 - \tau_{dly(j)} fs)$$

$$< \sum_{j=1}^{\#StartPoint DFFs} P_{DFFSEU(j)}$$

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.

45



### $P(fs)_{FunctionalLogic}$ Putting it all together:

$$P(fs)_{functionalLogic} \infty P(fs)_{DFFSEU \rightarrow SEU} + P(fs)_{SET \rightarrow SEU}$$

<b>Data Path Upsets</b>	<b>StartPoint DFF SEU capture</b>	<b>Combinatorial Logic SET capture</b>
-------------------------	-----------------------------------	--

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.

46

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.

## NASA REAG FPGA Data Path Functional Logic Susceptibility Model



$$P(fs)_{functionalLogic}$$

$$\Downarrow$$

$$\exists_{DFF} (P(fs)_{DFFSEU \rightarrow SEU} + P(fs)_{SET \rightarrow SEU})$$

$$\Downarrow$$

$$\exists_{DFF} \left( \sum_{j=1}^{\#StartPoint DFFs} P_{DFFSEU(j)} (1 - \tau_{dly(j)} fs) P_{logic(j)} + \sum_{i=1}^{\#CombinatorialCells} (P_{gen(i)} P_{prop(i)} P_{logic} \tau_{width(i)} fs) \right)$$

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site

47

## NASA REAG FPGA Upper Bound Susceptibility Model



$$\exists_{DFF} \left( \sum_{j=1}^{\#StartPoint DFFs} P_{DFFSEU(j)} (1 - \tau_{dly(j)} fs) P_{logic(j)} + \sum_{i=1}^{\#CombinatorialCells} (P_{gen(i)} P_{prop(i)} P_{logic} \tau_{width(i)} fs) \right)$$

$$\Downarrow$$

**Upper-bound assumes  $P_{logic}=1$  (no mitigation) and NO DFF frequency ( $fs$ ) dependency**

$$\exists_{DFF} \left( \sum_{j=1}^{\#StartPoint DFFs} P_{DFFSEU} + \sum_{i=1}^{\#CombinatorialCells} (P_{gen(i)} P_{prop(i)} \tau_{width(i)} fs) \right)$$

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site

48

## How DFF or Combinatorial Logic Dominance Affects $\sigma_{SEU}$




	$P(fs)_{DFFSEU \rightarrow SEU}$	$P(fs)_{SET \rightarrow SEU}$
<b>Logic</b>	<b>DFF Capture</b>	<b>Combinatorial SET Capture</b>
<b>Capture percentage of clock period</b>	$(1 - \frac{\tau_{dly}}{\tau_{clk}}) = (1 - \tau_{dly} fs)$	$\frac{\tau_{width}}{\tau_{clk}} = \tau_{width} fs$
<b>Frequency Dependency</b>	Increase Frequency decrease $\sigma_{SEU}$	Increase Frequency increase $\sigma_{SEU}$
<b>Combinatorial Logic Effects</b>	Increase Combinatorial logic increases $\tau_{dly}$ and decreases $\sigma_{SEU}$	Increase in combinatorial logic increases $P_{gen}$ and increases $\sigma_{SEU}$

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site.

49

## Which String Would You Expect to Have a Higher SEU Cross Section? $WSR_0$ or $WSR_8$



*You can't answer the question until you understand the relative  $\sigma_{SEU}$  contribution of DFFs to Combinatorial Logic...*

**Is there Logic Mitigation?**

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site.

50

*To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.*



## NASA REAG Models + Heavy Ion Data: ProASIC3


To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) web site.

51

## Background: Micro-Semi (Actel) ProASIC3 Flash Based FPGA



- Originally a commercial device
- Configuration is flash based and has proven to be almost immune to SEUs
- No embedded mitigation in device
- Evaluation of user mitigation insertion has been performed




To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) web site.

52

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) website.

## Testing Combinatorial Logic Contributions to SEU Cross-Sections: Shift Registers



53

## Actel ProASIC3 Shift Register Study



- Shift Register Functional Logic Designs Under Test:
  - Six WSR strings with various levels of combinatorial logic

$$P(fs)_{error} \propto P_{\text{Configuration}} + P(fs)_{\text{functionalLogic}} + P_{SEFI}$$

$$\exists_{DFF} \left( P(fs)_{DFFSEU \rightarrow SEU} + \sum_{i=0}^{\#Inverters} P(fs)_{SET \rightarrow SEU(i)} \right)$$

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site.

54

## ProASIC3: Which String Would You Expect to Have a Higher SEU Cross Section? $WSR_0$ or $WSR_8$



**Startpoint** **Endpoint**

D <sup>BET</sup> Q  
**DFFa**  
 CLR Q

$\xleftarrow{WSR_0} \tau_{dly} = 1 ns \xrightarrow{\hspace{10em}}$

D <sup>BET</sup> Q  
**DFFb**  
 CLR Q

D <sup>BET</sup> Q  
**DFFa**  
 CLR Q

$\xleftarrow{WSR_8} \tau_{dly} = 8 ns \xrightarrow{\hspace{10em}}$

D <sup>BET</sup> Q  
**DFFb**  
 CLR Q

If the DFFs are not mitigated they will have the dominant  $\sigma_{SEU}$   
 $\sigma_{SEU} \propto (1 - \tau_{dly} \cdot fs)$ :  $\sigma_{SEU}$  is inversely proportional to  $\tau_{dly}$   
 $\sigma_{SEU} WSR_0 > \sigma_{SEU} WSR_8$


To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site 55

## $\sigma_{SEU}$ Test Results: Windowed Shift Registers (WSRs) No-TMR



- No Mitigation:  $\sigma_{SEU} WSR_0 > \sigma_{SEU} WSR_8$  For every LET*

**No-TMR100MHz CheckerboardLET Versus SEU Cross Section**



LET (MeV*cm <sup>2</sup> /mg)	$\sigma_{SEU}$ (cm <sup>2</sup> /bit) - WSR N=8	$\sigma_{SEU}$ (cm <sup>2</sup> /bit) - WSR N=0
2.80	~0.1E-07	~0.2E-07
3.96	~0.2E-07	~0.4E-07
8.60	~0.4E-07	~0.8E-07
12.16	~0.5E-07	~1.0E-07
20.30	~0.8E-07	~1.5E-07
28.71	~1.2E-07	~2.2E-07

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site 56

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.



## Agenda(First Half)

- Section I: Single Event Effects in Digital Logic
- Section II: Application of the NASA Goddard Radiation Effects and Analysis Group (REAG) FPGA SEU Model
- **Section III: Reducing System Error: Common Mitigation Techniques**
  - Triple Modular Redundancy (TMR)
  - Embedded RHBD

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) web site

57



Example: TMR Mitigation Schemes will use Majority Voting

$$\text{MajorityVoter} = I1 \wedge I2 + I0 \wedge I2 + I0 \wedge I1$$

I0	I1	I2	Majority Voter
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

*Best 2 out of 3*

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) web site


58

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) website.



### TMR: Correction vs Masking


- TMR with feedback will correct an error
- TMR with no feedback will mask an error
  - May not buy you anything if a large amount of circuitry has no correction capability
  - Triple the circuitry without correction:
    - triples the upset rate
    - may end up with the same upset rate using this scheme



To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site



### Block Triple Modular Redundancy: BTMR




- Need Feedback to Correct
- Generally can not apply internal correction from voted outputs
- Errors can accumulate – not an effective technique

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site

60

## Local Triple Modular Redundancy (LTMR): Only DFFs



$$P(f_s)_{error} \propto P_{configuration} + \underbrace{P(f_s)_{functionalLogic}}_0 + P_{SEFI}$$

$$P(f_s)_{DFFSEU \rightarrow SEU} + P(f_s)_{SET \rightarrow SEU}$$

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.

61

## ProASIC3 LTMR Shift Register Data Path Model



$$\exists_{DFF} \left( \sum_{j=1}^{\#StartPoint DFFs} P(f_s)_{DFFSEU \rightarrow SEU(j)} + \sum_{i=1}^{\#CombinatorialLogicGates} P(f_s)_{SET \rightarrow SEU(i)} \right)$$

**LTMR:  $P_{logic}=0$**

$$\exists_{DFF} \left( P(f_s)_{DFFSEU \rightarrow SEU} + \sum_{i=1}^{\#CombinatorialLogicGates} P(f_s)_{SET \rightarrow SEU(i)} \right)$$

$$\sum_{i=1}^{\#CombinatorialLogicGates} P(f_s)_{SET \rightarrow SEU(i)} \propto P_{gen(i)} P_{prop(i)} P_{logic} \tau_{width(i)} f_s$$

As we increase #combinatorial logic gates we increase  $\sigma_{SEU}$   
 Hence for LTMR (disregarding  $P_{prop}$ ),  $\sigma_{SEU} WSR_g > \sigma_{SEU} WSR_0$


To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.

62

## $\sigma_{SEU}$ Test Results: Windowed Shift Registers (WSRs) No-TMR versus TMR



- LTMR is effective and has reduced  $P_{DFSEU}$
- *LTMR: SEU cross Sections  $WSR_0 < WSR_8$  For every LET*



To be presented by Melanie Berg at the MAPLD 2011 Conference, Albuquerque, NM, August 22-25, 2011.

## No-TMR vs. LTMR: Combinatorial Logic Effects



	No-TMR ProASIC3	LTMR ProASIC3
Significant circuit type	StartPoint DFF (sequential): SEU capture	Combinatorial: SET capture
Significant Model component	$P_{DFSEU}(1-\tau_{dly}fs)$	$P_{gen}P_{prop}\tau_{width}fs$
Error Type	One sided function	Two-sided function
$\sigma_{SEU} WSR_8$ vs. $\sigma_{SEU} WSR_0$	$\sigma_{SEU} WSR_8 < \sigma_{SEU} WSR_0$	$\sigma_{SEU} WSR_8 > \sigma_{SEU} WSR_0$
Relative $\sigma_{SEU}$ reasoning	WSR8 has more combinatorial Logic and more $\tau_{dly}$ between DFFs	WSR8 has more combinatorial Logic and has more opportunity for SET generation

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.

64

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.



## No-TMR vs. LTMR: Frequency Effects


- The same reasoning as  $t_{dly}$  can be used for Frequency
- No-TMR:
  - Inverse relationship to frequency:  $P_{DFFSEU}(1 - \tau_{dly}fs)$
  - Increase Frequency Decrease  $\sigma_{SEU}$
- LTMR
  - Direct relationship to frequency:  $P_{gen}P_{prop}\tau_{width}fs$
  - Increase Frequency increase  $\sigma_{SEU}$

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.



## Distributed Triple Modular Redundancy (DTMR): DFFs + Data Paths

All DFFs with Feedback have Voters



$$P(f)_{error} \propto P_{configuration} + P(f)_{functionalLogic} + P_{SEE} \rightarrow \text{Lowered}$$


$\xrightarrow{\text{Low}}$        $\xrightarrow{\text{Minimally}}$

$$P(fs)_{DFFSEU \rightarrow SEU} + P(f)_{ET \rightarrow SEU} \rightarrow \text{Low}$$

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.

## Global Triple Modular Redundancy (GTMR): DFFs + Data Paths + Global Routes

All DFFs with Feedback have Voters



$$P(f_s)_{error} \propto P_{configuration} + P(f_s)_{functionalLogic} + P_{SEU}$$

$\xrightarrow{\text{Low}}$        $\xrightarrow{\text{Lowered}}$

$$P(f_s)_{DFF \rightarrow SEU} + P(f_s)_{NET \rightarrow SEU}$$

$\xrightarrow{\text{Low}}$        $\xrightarrow{\text{Low}}$

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) web site.

67

## GTMR Proves To be A Great Mitigation Strategy... BUT...



- Triplicating a design and its global routes takes up a lot of power and area
- Generally performed after synthesis by a tool– not part of RTL
- Difficult to verify
- Does the FPGA contain enough low skew clock trees? (each clock + its synchronized reset)x3

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) web site.

68

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) website.



## Agenda(First Half)

- Section I: Single Event Effects in Digital Logic
- Section II: Application of the NASA Goddard Radiation Effects and Analysis Group (REAG) FPGA SEU Model
- **Section III: Reducing System Error: Common Mitigation Techniques**
  - Triple Modular Redundancy
  - Embedded RHBD
- Section IV: When Your Mitigation Fails
- Section V: Xilinx V4
- Section VI: Fail-Safe Strategies


To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) web site

69

## DFF with Embedded LTMR: Microsemi (Actel) RTAXs Family of FPGA



- Localized (only at DFF)
- Microsemi uses Wired "OR" approach to voting – no SETs on voters




To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) web site

70

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) website.

## DFF with Embedded Dual Interlock Cell (DICE): Aeroflex Eclipse FPGA

- Uses a Dual Redundancy Scheme instead of LTMR
- Single nodes can become upset but their partner node will pull the output in the correct direction




To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site.

71

## Embedded Temporal Redundancy (TR): SET Filtration

- Temporal Filter placed directly before DFF
- Localized scheme that reduces SET capture
- Delays must be well controlled. FPGA designers should not implement— best if embedded
- Maximum Clock frequency is reduced by the amount of new delay



To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site.

72

*To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.*



## Combining Embedded Schemes

- Some Radiation Hardened by Design (RHBD) schemes combine embedded temporal redundancy with localized redundant latches:
  - TR+LTMR
  - TR+DICE
- New Xilinx RHBD FPGA (Virtex 5QV) has embedded TR+DICE

$$P(f_s)_{error} \propto P_{configuration} + \underbrace{P(f_s)_{functionalLogic} + P_{SEFI}}_{\text{Lowered}} + \underbrace{P(f_s)_{DICESEU \rightarrow SEU} + P(f_s)_{SEU \rightarrow SEU}}_{\text{Low}}$$


To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website

73



## RHBD for Global Routes

- Many RH FPGAs contain hardened clock trees and other global routes
- Global structures are generally hardened by using larger buffers
- TR will not work on a global network (signal integrity, skew balancing, speed and area would be significantly affected)



To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website

74



**Break!**  
**10 minutes**

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) web site.

75



## **Agenda**

- **Section I: Single Event Effects in Digital Logic**
- **Section II: Application of the NASA Goddard Radiation Effects and Analysis Group (REAG) FPGA SEU Model**
- **Section III: Reducing System Error: Common Mitigation Techniques**

## **Break**

- **Section IV: When Your Mitigation Fails**
- **Section V: Xilinx V4 and Mitigation**
- **Section VI: Fail-Safe Strategies**

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) web site.

76

*To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) website.*



## Agenda (Second Half)


- **Section III: When Your Mitigation Fails**
- **Section V: Xilinx V4 and Mitigation Strategies**
- **Section VI: Fail-Safe Strategies**

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site



## LTMR Failure

- **Shared Data Path into DFFS**
- **Voters can upset**
- **Global routes**




To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.



## DTMR Failures




- **Global routes**
- **Domain placement**
  - possible for domains to share common routing matrix
  - Hit to shared routing matrix can take out two domains

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) web site.

79



## GTMR Failures




- **Domain placement**
  - possible for domains to share common routing matrix
  - Hit to shared routing matrix can take out two domains
- **Clock Skew**
- **Asynchronous clock domain crossings need additional voter insertion – tools don't auto handle**

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) web site.

80



## TR Failures



**Temporal Filtering**

**Narrow SETs: No overlap**

**Wide SETs: Overlap**

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site.


81



## DICE Susceptibility

- One particle strike can take out 2 nodes and break Dice

*—Source: "Radiation Hard by Design at 90nm"; Warren Snapp et. al, MRQW December 2008*



Minimum spaced DICE flip flop  
(lines show critical node)


Multiple bit upset ion strike simplified geometric model

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site.

82

**To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.**

## DICE Susceptibility



To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website

83

## Agenda (Second Half)



- Section III: When Your Mitigation Fails
- **Section V: Xilinx V4 and Mitigation Strategies**
- Section VI: Fail-Safe Strategies

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website


84

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.


# General Xilinx Virtex 4 FPGA Architecture



## Functional Logic



## Configuration Logic Block: CLB



85

# Xilinx SX55: Radiation Test Data



Xilinx Consortium: VIRTEX-4VQ STATIC SEU CHARACTERIZATION SUMMARY: April/2008

	Probability	Error Rate	LEO	GEO
			<i>Upsets</i> <i>device-day</i>	<i>Upsets</i> <i>device-day</i>
Configuration Memory: XQR4VSX55	$P_{\text{configuration}}$	$\frac{dE_{\text{configuration}}}{dt}$	7.43	4.2
Combined SEFIs per device	$P_{\text{SEFI}}$	$\frac{dE_{\text{SEFI}}}{dt}$	$7.5 \times 10^{-5}$	$2.7 \times 10^{-5}$

- For non-mitigated designs the most significant upset factor is:

$$P_{\text{Configuration}}$$

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.


86

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov website.

## Because P<sub>configuration</sub> is Dominant, Use XTMR (also known as GTMR) for Critical Applications



*How does XTMR affect resource utilization?*




To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site

87

## Predicting Available Resources after XTMR Insertion



- Goal: Determine how many devices are required to implement design after XTMR insertion
- Because of mapping... not as much room as you think
- Check project FPGA maximum capacity requirements (usually 80% to 90%) of device



$$1.2 \times 4.5 \times DFF_{unmitigated} < DFF_{datasheet}$$

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on nepp.nasa.gov web site

88



## Xilinx V4 Takeaway Points

- **Can be used in non-critical missions without any mitigation**
  - Upset rates in the order of days
  - Will need to be reconfigured periodically
  - Watchdog required
  - Great for non-critical data processing
- **Can be used in a critical path (beware of SEFIs) with mitigation**
  - Utilize mitigation tools from a proven vendor, otherwise:
    - Design may break after GTMR (XTMR) insertion
    - Mitigation may not be placed where expected
  - Upset rates are extremely low

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) website.

89



## Agenda (Second Half)

- **Section III: When Your Mitigation Fails**
- **Section V: Xilinx V4 and Mitigation Strategies**
- **Section VI: Fail-Safe Strategies**

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) website.

90

**To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) website.**



## How Safe is Your Design?

- Understand the SEU error mode specifics?
- Are there lock-up conditions in my design?
- Does your strategy protect the entire critical path?
- Is the synthesized design fail-safe?
- Did you mitigate where you expected to mitigate?
- Can your watch-dog catch failure?
- Will your recovery scheme work?
- What are the limitations of your verification strategy?

*The list goes on... Based on error signatures of the target FPGA, the designer must keep all points in mind at all stages of the design*

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) website.

91



## Conclusion

- Understand the device's error signatures and upset rates before mitigation is implemented
- Not all designs are critical and may not need mitigation
- Be aware when correction is necessary:
  - Make sure you are correcting your state
  - Masking without correction can incur error accumulation and eventually break
- Detection circuits don't generally have redundancy and can be susceptible – make sure they are not making your design more susceptible (e.g. state machines)
- Perform proper trade studies to determine the type of mitigation necessary to meet requirements:
  - Upset rates
  - Area+Power
  - Complexity... completion and verification with time specified

To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) website.

92

*To be presented by Melanie Berg at the Revolutionary Electronics in Space (ReSpace) / Military and Aerospace Programmable Logic Devices (MAPLD) 2011 Conference, Albuquerque, NM, August 22-25, 2011, and to be published on [nepp.nasa.gov](http://nepp.nasa.gov) website.*