

Optimizing Mitigation Strategies for FPGA Critical Applications NASA

Melanie Berg

MEI Technologies- NASA/GSFC Radiation Effects and Analysis Group
Melanie D Berg@NASA.gov

What's the Issue? NASA

If something goes wrong...

Increasing number of
FPGA devices inserted
into space missions

Harsh Space
Radiation
Environment


Presented by Melanie Berg MAPLD Albuquerque, New Mexico, November 1, 2010

Page 2

To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

We Can't Always do This...

NASA



Presented by Melanie Berg MAPLD - Albuquerque, New Mexico, November 1, 2010

Page 2

Agenda

NASA

- **Section I: Single Event Effects in Digital Logic**
- **Section II: FPGA Basics – Architectural Differences**
- **Section III: Reducing System Error: Common Mitigation Techniques**
 - Triple Modular Redundancy:
 - Block Triple Modular Redundancy (BTMR)
 - Local Triple Modular Redundancy (LTMR)
 - Global Triple Modular Redundancy (GTMR)
- **Section IV: The Automation Process and the Mentor Graphics Advantage**


Presented by Melanie Berg MAPLD - Albuquerque, New Mexico, November 1, 2010

Page 4

To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

Section I: Single Event Effects in Digital Logic

NASA



HEO: Highly Elliptical Orbit

GEO: Geosynchronous Earth Orbit

MEO: Medium Earth Orbit

Van Allen Radiation Belts:

Illustrated by Aerospace Corp.

Presented by Melanie Berg

MAPLD Albuquerque, New Mexico November 1, 2010

Page 5

Source of Faults: SEEs and Ionizing Particles

NASA

Single Event Effects (SEEs)

- Terrestrial devices are susceptible to faults mostly due to:
 - alpha particles: from packaging and doping and
 - Neutrons: caused by Galactic Cosmic Ray (GCR) Interactions that enter into the earth's atmosphere.
- Devices expected to operate at higher altitude (Aerospace and Military) are more prone to upsets caused by:
 - Heavy ions: direct ionization
 - Protons: secondary effects

Energy emitted from an atom or nucleus in the form of waves or particles

Presented by Melanie Berg

MAPLD Albuquerque, New Mexico November 1, 2010


Page 6

To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

Device Penetration of Heavy Ions and Linear Energy Transfer (LET)

NASA

- LET characterizes the deposition of charged particles
- Based on Average energy loss per unit path length (stopping power)
- Mass is used to normalize LET to the target material



Average energy deposited per unit path length

Density of target material

Units

Presented by Melanie Berg MAPLD Albuquerque, New Mexico November 1, 2010

Page 7

LET vs. Error Cross Section Graph


NASA

Error Cross Sections are calculated per LET value in order to characterize the number of potential faults and error rates in the space environment

Terminology:

- Flux: Particles/(sec-cm²)
- Fluence: Particles/cm²
- Error cross section (σ): #errors normalized by fluence
- Error cross section is calculated at several LET values (particle spectrum)

LET vs. σ :



Presented by Melanie Berg MAPLD Albuquerque, New Mexico November 1, 2010

Page 8

To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

Single Event Faults and Common Terminology

NASA

- Single Event Latch Up (SEL): Device latches in high current state
- Single Event Burnout (SEB): Device draws high current and burns out
- Single Event Gate Rupture: (SEGR): Gate destroyed typically in power MOSFETs
- Single Event Transient (SET): current spike due to ionization. Dissipates through bulk
- Single Event Upset (SEU): transient is caught by a memory element
- Single Event Functional Interrupt (SEFI) - upset disrupts function

Presented by Melanie Berg MAPLD Albuquerque, New Mexico November 1, 2010

Page 9

Single Event Effects (SEEs) and IC System Error

NASA

SEUs or SETs can occur in:

- Combinatorial Logic (including global routes)
- Sequential Logic
- Memory Cells

Depending on the Device and the design, each fault type will:

- Have a probability of occurrence
- Either have a significant or insignificant contribution to system error

Every Device has different Error Responses – We must understand the differences and design appropriately

Presented by Melanie Berg MAPLD Albuquerque, New Mexico November 1, 2010


Page 10

To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

Radiation Induced Fault Generation

NASA


- SETs can vary in pulse width (T_{pulse}) and amplitude.
- Different FPGA processes and geometries will have different sensitivities



CAPACITANCE

Transistor Cutoff frequencies

Each capacitance has its own f_c



Geometry of Transistors

Loading of Transistors

Length of Routes

Switching Rates

Presented by Melanie Berg

MAPLD Albuquerque, New Mexico November 1, 2010

Page 1*

NASA



Section II: FPGA Basics – Architectural Differences



Presented by Melanie Berg

MAPLD Albuquerque, New Mexico November 1, 2010

Page 1*

To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

FPGA Configuration

NASA


HDL **FPGA MAPPING** Configuration

Configuration Defines:
Arrangement of pre-existing logic via programmable switches

- Functionality (logic cluster)
- Connectivity (routes)

Programming Switch Types:

- **Antifuse:** One time Programmable (OTP)
- **SRAM:** Reprogrammable (RP)
- **Flash:** Reprogrammable (RP)



Presented by Melanie Berg MAPLD Albuquerque, New Mexico November 1, 2010

Page 13

Antifuse FPGA Devices

NASA

- Currently the most widely employed FPGA Devices within space applications
- Configuration is hardened due to fuse based technology (Metal to Metal)
- Localized (@ DFF node) Mitigation (TMR or DICE) is employed
- Clock and Reset lines are hardened


Presented by Melanie Berg MAPLD Albuquerque, New Mexico November 1, 2010

Page 14

To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

ACTEL RTAX-S Architecture Basics NASA

Super Cluster




- Super Cluster:
- Combinatorial Cells: C CELLS
- DFF Cells: R Cells


Source: RTAX-S/SL RadTolerant FPGAs 2009 Actel.com

ACTEL RTAX-S Combinatorial and Sequential Logic NASA

Combinatorial logic: C-CELL




Combinatorial logic C-CELL




Super Cluster

Combinatorial logic C-CELL



Sequential logic R-CELL



To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.


General Xilinx Virtex 4 FPGA Architecture: SRAM Based Configuration

NASA


Functional Logic

Lookup Table (LUT)

10 11 12 13




Configuration Logic Block: CLB



Combinatorial Logic Blocks and Potential Upsets... SETs in ASICs and Anti-fuse FPGAs

NASA





Sensitive Region

Glitch = Transient




To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.



To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

Summary: Most Significant Factors of System Error Probability $P(f/s)_{\text{error}}$

NASA



Presented by Melanie Berg

MAPLD - Albuquerque, New Mexico, November 1, 2010

Page 21

NASA

Section III: Reducing System Error: Common Mitigation Techniques

Triple Modular Redundancy:

- Block Triple Modular Redundancy (BTMR)
- Local Triple Modular Redundancy (LTMR)
- Global Triple Modular Redundancy (GTMR)
- Distributed Triple Modular Redundancy (DTMR)

Presented by Melanie Berg

MAPLD - Albuquerque, New Mexico, November 1, 2010

Page 25

To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

Mitigation

NASA

- Error Correction or Error avoidance
- Mitigation can be:
 - **Embedded:** built into the device library cells
 - User does not verify the mitigation – manufacturer does
 - **User inserted:** part of the actual design process
 - User must verify mitigation... Complexity is a RISK!!!!!!!
- Mitigation should reduce error...
 - Generally through redundancy
 - Incorrect implementation can increase error

Want to reduce as many terms as possible:

© 2010 NASA, Melanie Berg, MAPLD: Hardware for TMR, W. et al., February 1, 2010

Page 23

Example: TMR Mitigation Schemes will use Majority Voting

NASA

I0	I1	I2	Majority Voter
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Best 2 out of 3

Page 24

To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

Reducing System Error: Common Mitigation Techniques

Triple Modular Redundancy:

- Block Triple Modular Redundancy (BTMR)
-
-
-

BTMR



V
O
T
I
N
G

M
A
T
R
I
X

- Need Feedback to Correct
- Generally can not apply internal correction from voted outputs
- Errors can accumulate – not an effective technique


To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

Reducing System Error: Common Mitigation Techniques

Triple Modular Redundancy:

-
- Local Triple Modular Redundancy (LTMR)
-
-

Local Triple Modular Redundancy (LTMR): Vote + Feedback + Correction



Triple Each DFF + Vote + Feedback Correct at DFF

Unprotected:


- Clocks and Resets... SEFI
- Transients (SET->SEU)
- Internal/hidden device logic: SEFI



To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.


Example... LTMR DFF Library Components and SETs

NASA



RTAX Example: Probability of Error Reduction

NASA



- Error Rate must reflect frequency of operation
- Low Design implementation Complexity

To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

Example...Upper-Bound Error Prediction for Actel Antifuse FPGA...LTMR + hardened Global Routes RHBD

NASA

Given... 15MHz to 120MHz: Dynamic Error Bit Rate

$$P(f/s)_{SET \rightarrow SEU}$$


Source: NASA Goddard

Presented by Melanie Berg MAPLD Albuquerque, New Mexico November 1, 2010

Page 31

Upper-Bound Error Prediction: Number of Bits x Bit Error Rate

NASA

With embedded LTMR Mitigation + Hardened Clocks



10,000 DFFs

Presented by Melanie Berg MAPLD Albuquerque, New Mexico November 1, 2010

Page 32


To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

Reducing System Error: Common Mitigation Techniques

Triple Modular Redundancy:

-
-
- Global Triple Modular Redundancy (GTMR)
-

Global Triple Modular Redundancy (GTMR): Largest Area → Complexity



- Triple Entire Design
- Triple I/O and Voters
- Unprotected – hidden device logic SEFIs
- Can not be an embedded strategy: Complex to verify

To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

GTMR Proves To be A Great Mitigation Strategy... BUT...

NASA

- Triplicating a design and its global routes takes up a lot of power and area
- Not part of the provided and well tested/characterized library elements
- Generally performed after synthesis by a tool—not part of RTL
- Difficult to verify
- Additional complications with Clock Skew and domain crossings
- Can be implemented in an ASIC... but is not considered as a contemporary methodology

Presented by Melanie Berg MAPLD - Albuquerque, New Mexico November 1, 2010

Page 27

Reducing System Error: Common Mitigation Techniques

NASA

• Triple Modular Redundancy:

-
-
-

• Distributed Triple Modular Redundancy (DTMR)


Presented by Melanie Berg MAPLD - Albuquerque, New Mexico November 1, 2010

Page 36

To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

Distributed Modular Redundancy (DTMR)... GTMR without Clock Replication

NASA



Presented by Melanie Berg MAPLD Albuquerque, New Mexico November 1, 2010

Page 37

Section IV: The Automation Process and the Mentor Graphics Advantage

NASA

Presented by Melanie Berg MAPLD Albuquerque, New Mexico November 1, 2010

Page 39

To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

Section IV: The Automation Process

Automation through Synthesis

- Mentor Graphics and Synplicity provide TMR insertion
- It is up to the designer to understand which type of TMR to implement based on the target FPGA and the target space environment


FPGA	LTMR	DTMR	GTMR
Antifuse	██████████	██████████	
Antifuse+LTMR	██████████	██████████	
SRAM			██████████
Flash	██████████	██████████	

- **General Recommendation**
Not Recommended but may be a solution for some situations
Will not be a good solution

To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

Mitigation Design Process


NASA



Benefits of Automation

NASA


- Difficult to implement mitigation schemes manually with VHDL or Verilog
 - Synthesis Optimization
 - Designer error
 - Mitigation Optimization (voter reduction)
- May reduce the probability of insertion design error:
 - Coding errors are difficult to detect
 - Utilizes a structured and well defined insertion process



To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

Example: Design Error and Mitigation

NASA



Only 2 valid paths at any given Moment due to erroneous manual design

If an SEE error occurs in one of the functional paths, the voters will not be able to mitigate

May not be detected during simulation


Presented by Melanie Berg

MAPLD - Albuquerque, New Mexico November 1 - 2010

Page 43

Incorrect Voter Insertion: Example with 16ns Time Constraint

NASA



Will not make timing constraint

Guaranteed 16ns

Best to have Voters anchored at DFF Boundaries

Presented by Melanie Berg

MAPLD - Albuquerque, New Mexico November 1 - 2010

Page 44

To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

Section IV:

The Mentor Advantage

Up-to-Date Radiation Effects Knowledge

- The best designers can create the worst designs:
 - Must understand radiation effects in order to mitigate properly
 - Each FPGA device has different error modes and signatures
- Mentor has established a close relationship with the radiation effects community
- Knowledge of current FPGA test results is the premise of Precisions mitigation strategies
- Mitigation has been utilized in NASA Goddard Radiation Effects particle accelerator experiments

To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

Voter Insertion

NASA

- Intelligent handling of many special cases
 - Logic Reduction
 - Primary top-level design outputs
 - Clock Enable Handling
 - Control Domain Crossings
 - Multiply-Accumulate Circuits
 - Latches
 - Combinatorial Loops
 - Black Boxes
- We don't have time to discuss all:
 - Primary top-level design outputs
 - Control Domain Crossings
 - Black Boxes

Presented by Melanie Berg MAPLD Albuquerque, New Mexico November 1, 2010

Page 47

Section IV:

The Mentor Advantage: Logic Reduction (GTMR and DTMR)

NASA

Presented by Melanie Berg MAPLD Albuquerque, New Mexico November 1, 2010

Page 48

To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

Basis of Automated Process

NASA

- Voters are placed after DFFs
- **Logic Reduction:** Voters are not placed in paths of "always enabled" DFFs that are not part of a feedback loop

Logic reduction Example: No feedback – No enable



NASA

Section IV:

The Mentor Advantage:

Primary top-level design outputs

Presented by Melanie Berg

MAPLD - Albuquerque, New Mexico November 1, 2010

Page 50

To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

Voter Insertion: Outputs

NASA

- Most Design guidelines will not allow combinatorial logic after a register directly feeding an output
- The user has a choice
- Primary top-level design outputs:
 - Mapping register into fabric
 - Tripling top-level IO (or not!!!!!!)
 - Mapping register into pad cell (path convergence)

Presented by Melanie Berg MAPLD Albuquerque, New Mexico November 1, 2010

Page 51

Common DTMR and GTMR I/O Strategies

NASA



Triple I/O=OFF, OUTFF=FALSE

Presented by Melanie Berg MAPLD Albuquerque, New Mexico November 1, 2010


Page 52

To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

Common DTMR and GTMR I/O Strategies

NASA

Triple I/O=TRUE, OUTFF=TRUE




May Produce too many I/O



TMR I/O Strategies: Path Convergence

NASA

Triple I/O=OFF, OUTFF=TRUE




Voter used to converge paths... place before DFF



To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

Section IV: The Mentor Advantage: Control Domain Crossings... GTMR issue


GTMR – Capturing Asynchronous Input data



To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

Time Domain Considerations: GTMR Single Bit Failures ...Not Detected by Static Node Analysis

NASA




THE IMPORTANCE OF DYNAMIC ANALYSIS

Presented by Melanie Berg MAPLD Albuquerque, New Mexico November 1, 2010

Page 57

Voters and Asynchronous Signal Capture

NASA



Presented by Melanie Berg MAPLD Albuquerque, New Mexico November 1, 2010


Page 58

To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

Clock Domain Crossings and Automation

NASA

User will want to put an attribute to ensure voter in this asynchronous path



Presented by Melanie Berg MAPLD Albuquerque, New Mexico November 1, 2010

Page 59

NASA

Section IV: The Mentor Advantage:

Black Boxes


Presented by Melanie Berg MAPLD Albuquerque, New Mexico November 1, 2010

Page 60

To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

DTMR Black Box Handling

NASA



DTMR result. Voters are used to converge tripled logic at black box inputs. Black box outputs fan out to tripled logic.

Presented by Melanie Berg

MAPLD - Albuquerque, New Mexico November 1, 2010

Page 61

Summary

NASA

- SEEs will affect FPGAs in space radiation environments
- TMR has been the most effective SEE mitigation technique
- There are many types of TMR:
 - BTMR
 - LTMR
 - DTMR
 - GTMR
- The goal is to select the optimal TMR scheme regarding:
 - SEE requirements
 - Area, Power, Speed

Presented by Melanie Berg

MAPLD - Albuquerque, New Mexico November 1, 2010

Page 62

To be presented by Melanie Berg at the ReSpace/MAPLD 2010 Conference [Military and Aerospace Programmable Logic Devices (MAPLD)], November 1-4, 2010 in Albuquerque, NM, and on <http://radhome.gsfc.nasa.gov> and <http://nepp.nasa.gov/>.

Summary (Continued)

NASA

- Mentor has integrated different TMR schemes into their synthesis package.
- The designer must be aware of the target FPGA and its SEE sensitivity before using any automated approach
- Strategies are robust:
 - Flexible based on FPGA susceptibility
 - Many user options
 - Validated via radiation testing
- After TMR insertion, a rigorous review and simulation process must be performed