# **Mechanisms of Heavy Ion-Induced Single Event Burnout** in 4H-Sic Power MOSFETs

Joseph A. McPherson<sup>1</sup>, Collin Hitchcock<sup>1</sup>, T. Paul Chow<sup>1</sup>, Wei Ji<sup>1\*</sup>, Andrew A. Woodworth<sup>2</sup>

<sup>1</sup>Rensselaer Polytechnic Institute, Troy, New York, U.S.A.; <sup>2</sup>NASA Glenn Research Center, Cleveland, Ohio, U.S.A.

\*Corresponding Author : jiw2@rpi.edu, +1-518-276-6602

### Introduction

Silicon Carbide (SiC) power MOSFETs are capable of operating at higher temperatures, voltages, and switching frequencies than silicon. This makes SiC desirable to NASA for future space missions and electric aircraft propulsion technologies. However, experimental tests have shown that SiC devices are susceptible to single event effects, especially single event burnout (SEB) caused by heavy ions. SEB can occur at applied voltages of less than half the device rating.

This work uses 3-dimensional electrothermal device simulations to explore the mechanisms of SEB in MOSFETs and proposes new designs that can survive SEB at higher blocking voltages.

#### **Baseline Model**

### **Strike Locations**

•3 locations investigated: Center of P+, gate, and edge of P-Body



- •Commercially available power MOSFET rated for 1200 V with a specific on-resistance (Ron,sp) of 3.68 m $\Omega$ -cm<sup>-2</sup>
- •10  $\mu$ m thick epitaxial layer at doped n-type 6×10<sup>15</sup> cm-3 on a 40  $\mu$ m n+ substrate



#### **SEB Simulation**

- in the center of the source contact region
- where



•No dependence found between strike location and SEB

## Improved Designs

- •2 µm additional, N-type layer inserted in between the original epi layer and substrate
- •SEB threshold voltage was raised to over 900 V
- •Electric field enhancement at epi/substrate interface has been suppressed
- •Failure of device is due to excessive heating from an accumulation of carriers at a depth of 3 to 4 µm below top surface







