

NASA Goddard Space Flight Center's Compendium of Radiation Effects Test Results

Alyson D. Topper¹, Jean-Marie Lauenstein², Edward P. Wilcox², Melanie D. Berg¹,
Michael J. Campola², Megan C. Casey², Edward J. Wyrwas¹, Martha V. O'Bryan¹,
Thomas A. Carstens², Caroline M. Fedele³, James D. Forney¹, Hak S. Kim¹,
Jason M. Osheroff², Anthony M. Phan¹, Max F. Chaiken⁴, Donna J. Cochran¹,
Jonathan A. Pellish², and Peter J. Majewicz²

1) SSAI, work performed for NASA Goddard Space Flight Center

2) NASA Goddard Space Flight Center

3) NASA Goddard Space Flight Center Pathways Intern

4) NASA Glenn Research Center

Abstract

Total ionizing dose, displacement damage dose, and single event effects testing were performed to characterize and determine the suitability of candidate electronics for NASA space utilization. Devices tested include FETs, flash memory, FPGAs, optoelectronics, digital, analog, and bipolar devices.

Summary of Radiation Test Results

Total ionizing dose, displacement damage dose, and single event effects testing were performed to characterize and determine the suitability of candidate electronics for NASA space utilization. This table contains test results from February 2019 through February 2020. Please note that these test results can depend on operational conditions.

Part Number	Manufacturer	LDC; (REAG ID#)	Device Function	Technology	PI	Sample Size	Test Env.	Test Facility (Test Date)	Test Results (Effect, Dose Level/Energy, Results)
FETs									
U309	InterFET Corp.	1526; (19-009)	JFET	Bipolar	MCC	5	Heavy Ions	LBNL (Apr 2019)	No SEEs were observed up to an LET of 58.8 MeV-cm ² /mg at V _{DS} = 20 V, V _{GS} = -2.1 V and -15 V.
						14	Gamma	GSFC (Aug 2019)	TID, HDR, I _{GSS} , V _{GS OFF} , and I _{DSS} stayed within specifications to 50 krad(Si). [2]
EPC2019	EPC	6C19/C701; (19-017)	JFET	eGaN	JML	Set 1: 4 Set 2: 4	Neutrons	OSU (Apr 2019)	DDD and TID. ID _{SS} , I _{GSS} , and Gate V _{TH} stayed within specifications up to 4.3 x 10 ¹⁴ cm ⁻² (1 MeV eq) + 1.2 Mrad(Si) (Set 1) and 1.9x10 ¹⁴ cm ⁻² (1 MeV eq) + 0.535 Mrad(Si) (Set 2). R _{DSS_ON} increase < 10 mΩ
SGF15E100	SSDI	n/a; (19-034)	FET	GaN FET	JML	10	Heavy Ions	TAMU (Jul 2019)	SEB. Last pass/first fail V _{DS} (at 0 V _{GS}): 300 V/350 V with Ag, LET(Si)= 42 MeV-cm ² /mg; fail 400 V with Cu, LET(Si)= 12 MeV-cm ² /mg; 600 V/650 V with Ar, LET(Si)= 13 MeV-cm ² /mg.
MEMORY									
MT29F4T08CTHBBM5	Micron	201816; (19-020)	3D NAND Flash	CMOS	TW	13	Gamma	GSFC (Apr 2019)	TID, HDR, Erase circuitry failed at 39 krad(Si). MLC mode showed a faster increase in error rate. [3]
22FDX SRAM-based Line-Monitor Test Vehicle	GlobalFoundries	n/a; (18-007)	22 nm SRAM	CMOS	MCC	3	Gamma	GSFC (Aug 2019)	Investigated effect of well bias during irradiation. One DUT was irradiated to 300 krad(Si), while the other two were irradiated to 500 krad(Si). DUTs remained functional, but over half of the bits were stuck.
						3	Heavy Ions	LBNL (Aug 2019)	Combined SEE and TID. Statistics were hard to obtain for SEE due to so many stuck bits after TID testing. There was a strong pattern dependence however, that did not previously exist. That indicates the PMOS were exhibiting greater degradation than the NMOS.
AS216MA1G2B-ASC	Avalanche	4518; (19-028)	40 nm MRAM	CMOS	TW	1	Heavy Ions	LBNL (May 2019)	SEL observed with 21.1 < LET _{th} < 58.8 cm ² /mg.
						1	Laser	NRL (Jun 2019)	SEL observed; laser energy ~ 40 pJ.
ASV016204	Avalanche	1819; (20-006)	40 nm MRAM	CMOS	TW	1	Laser	NRL (Jan 2020)	No SEEs observed at 80°C with a laser energy 21.6 pJ.
						6	Gamma	GSFC (Feb 2020)	No degradation at 1 Mrad(Si). [4]
MT29F1T08CMHBBJ4	Micron	n/a; (17-049)	3D NAND Flash	CMOS	TW	1	Heavy Ions	LBNL (Nov 2019)	SEFIs observed, SEL LET _{th} > 85 MeV-cm ² /mg at 78°C. [5]
H25QFT8F4A9R-BDF	Hynix	936A; (19-043)	3D NAND Flash	CMOS	TW	2	Heavy Ions	LBNL (Nov 2019)	SEU LET _{th} < 1.16 MeV-cm ² /mg in SLC mode; SEU LET _{th} < 3.08 MeV-cm ² /mg in TLC mode; SEFI 1.54 < LET _{th} < 7.27 MeV-cm ² /mg; Two parts showed destructive SEE at LET = 58.8 MeV-cm ² /mg at 80°C
						1	Protons	GSFC (Jan 2020)	SEU observed; proton energies 500 keV – 1.2 MeV; σ _{SAT} < 1x10 ⁻¹² cm ² /byte [6]
FPGAs\COMPLEX LOGIC									
RH-OBC-1	Vorago	n/a; (18-035)	Single Board Computer	CMOS	TW	1	Protons	MGH (Jun 2019)	200 MeV: SRAM SBU σ = 3x10 ⁻⁹ cm ² /device, ROM SBU σ = 1.3x10 ⁻⁷ cm ² /device, SRAM MBU σ < 1x10 ⁻¹² cm ² /device (none observed); SEFI observed at 200 MeV with boot FRAM and user FRAM components (no σ available) [7]
Ryzen 7 1700 Summit Ridge (YD1700BBM88AE)	AMD	n/a; (17-038)	Processor	CMOS	EW	1	Protons	MGH (Jun 2019)	SEFIs and SEUs, 200 MeV, No failures up to 1.55 x 10 ¹¹ p/cm ² , power cycle mitigated all SEE events. [8]
Ryzen 3 1200 Summit Ridge (YD1200BBAEBOX)	AMD	n/a; (19-023)	Processor	CMOS	EW	1	Protons	MGH (Jun 2019)	SEFIs and SEUs, 200 MeV, No failures up to 8.92 x 10 ¹⁰ p/cm ² , power cycle mitigated all SEE events. [9]
Ryzen 3 2200G Raven Ridge (YD2200C5F8BOX)	AMD	n/a; (19-024)	Processor	CMOS	EW	1	Protons	MGH (Jun 2019)	SEFIs and SEUs, 200 MeV, No failures up to 4.66 x 10 ¹⁰ p/cm ² , power cycle mitigated all SEE events. [10]
Radeon e9173 (Polaris)	AMD	n/a; (19-022)	GPU	CMOS	EW	1	Protons	MGH (Jun 2019)	SEFIs and SEUs, 200 MeV, Functional after 6.24 x 10 ⁹ p/cm ² , non-destructive SEL observed during final run at 6.24 x 10 ⁹ p/cm ² , power cycle mitigated all SEE events. [11]
Jetson TX2	nVidia	n/a; (19-021)	Single Board Computer	CMOS	EW	2	Protons	MGH (Jun 2019)	SEFIs and SEUs, 200 MeV, one device saw no failures up to 1.89 x 10 ⁹ p/cm ² , second device failed at 1.61 x 10 ⁹ p/cm ² , power cycle mitigated all non-destructive events. [12]
XCKU040-2FFVA1156E (UltraScale)	Xilinx	1509; (15-061)	FPGA	CMOS	MB	1	Heavy Ions	LBNL (Nov 2019)	Configuration, BRAM, and dynamic Fluence-to-Failure (FTF) testing were performed. LET _{th} < 7.0 x 10 ⁻² MeV-cm ² /mg. SEU cross-sections are design dependent. Configuration device threshold SEU cross-section (σ _{SEU} at LET _{th}) = 1.0 x 10 ⁻⁶ (cm ² /device). Configuration scrubbing was not performed. [13]
MPF300T-FCG1152 (PolarFire)	Microsemi	1838; (19-045)	FPGA	CMOS	MB	1	Heavy Ions	LBNL (Nov 2019)	SEFI observed at 1.16 MeV-cm ² /mg and higher: core-current drops below 100 mA (lasting 1.7 ms) requiring a system reset. SEFI is being investigated because it could be due to a mode setting in the FPGA. SEU LET _{th} < 1.16 MeV-cm ² /mg with σ _{SEU} = 3.0 x 10 ⁻⁷ cm ² /design. [14]

Summary of Radiation Test Results (Cont.)

Part Number	Manufacturer	LDC; (REAG ID#)	Device Function	Technology	PI	Sample Size	Test Env.	Test Facility (Test Date)	Test Results (Effect, Dose Level/Energy, Results)
HYBRIDS									
OLS500SB	Skyworks	1727; (18-028)	Optocoupler	Hybrid	MCC	10	Protons	UCD (Apr 2019)	DDD, 64 MeV, All parameters measured remained within specification up to a fluence of 2×10^{11} p+/cm ² .
HCPL-673K	Broadcom	1816; (19-002)	Optocoupler	Hybrid	MCC	6	Protons	UCD (Apr 2019)	DDD, 64 MeV, All parameters measured remained within specification up to a fluence of 2×10^{11} p+/cm ² .
PE99155	Teledyne	1247, 1706, 1729, 1805; (19-001)	DC-DC Converter	Hybrid	TW	4	Gamma	GSFC (Apr 2019)	Investigating effect of TID on start-up transients. No change in behavior observed after 25 krad (Si).
OMH3075S	Optek	n/a; (19-026)	Hall-effect Sensor	Hybrid	MJC	10	Gamma	GSFC (Aug 2019)	TID, LDR, All parameters tested remained within specification up to 40 krad(Si). [15]
LINEARS									
HSYE-117RH	Intersil	1830; (19-007)	Voltage Regulator	Bipolar	MCC	10	Gamma	GSFC (Mar 2019)	TID, LDR, Line and Load Regulation parameters increased above the maximum specification after 75 krad(Si). [16] [17]
RH1014MW	Analog Devices	1803A; (19-003)	Operational Amplifier	Bipolar	MCC	12	Gamma	GSFC (Apr 2019)	TID, LDR, The power supply currents exceeded the specification at 25 krad(Si) for the biased parts, but returned to normal at the next dose point and remained within spec for the remainder of the testing. All other parameters remained within specification up to 125 krad(Si). [18]
RH1021BMH-10	Analog Devices	1430A; (19-008)	Voltage Reference	Bipolar	MCC	22	Gamma	GSFC (Jul 2019)	TID, LDR, All parameters remained within specification to 128.6 krad(Si). [19]
MSK106	MSK	1840; (19-035)	Operational Amplifier	BICMOS	MCC	2	Heavy Ions	LBNL (Aug 2019)	SETs; LET _{th} = 0.1 MeV-cm ² /mg, s = 5×10^{-3} cm ² ; Worst case transients with Xe were 13 Vp-p with 10 μs pulsewidth and 6 Vp-p with 35 μs pulsewidth.
RH1814	Linear Technologies	n/a; (19-036)	Operational Amplifier	BICMOS	MCC	2	Heavy Ions	LBNL (Aug 2019)	SETs; LET _{th} = 0.1 MeV-cm ² /mg, s = 1.32×10^{-3} cm ² ; Worst case transients with Xe were 1.8 Vp-p with 10 ns pulsewidth and 0.1 Vp-p with 170 ns pulsewidth.
OP484FSZ	Analog Devices	1804; (19-038)	Operational Amplifier	Bipolar	JML	10	Neutrons	OSU (Aug 2019)	Parts were irradiated in 3 total dose groups. Input offset current and offset voltage experienced drift while the CMRR stayed within specifications as high as 1185 krad(Si) and 4.5×10^{14} 1-MeV n eq cm ² . See report for details
AD8065	Analog Devices	1838; (19-031) 1128; (19-048)	Operational Amplifier	Bipolar	MCC	20 (10 from each LDC)	Gamma	GSFC (Jan 2020)	TID, LDR, With +/- 5 V supplies input bias current was out of specification at pre-irradiation measurements but changed little during the full dose. All other parameters remained within specification up to 30 krad(Si).
MISCELLANEOUS									
2N2222	Semicoa	1541; (19-040)	Transistor	Bipolar	MJC	5	Gamma	GSFC (Nov 2019)	TID, LDR, All parameters remained within specification to 30 krad(Si). [20]
HFB16HY20CC	Infineon	1729; (19-010), 1832; (19-033)	Diode	Bipolar	MJC	6	Heavy Ions	LBNL (Apr 2019)	All parts passed at maximum voltage of 200 V at Ag and Xe.
SNJ54LVC00AW	Texas Instruments	1432A; (19-044)	NAND Gate	CMOS	MJC	2	Heavy Ions	LBNL (Nov 2019)	No SELs observed with Xe at 0° and 45° to an LET of 87.9 MeV-cm ² /mg, temperature at 99°C, supply voltage at 3.6 V. [21]
AD7226	Analog Devices	n/a; (17-055)	A/D Converter	BICMOS	MJC/TW	4	Heavy Ions	LBNL (Nov 2019)	No SELs observed with Ar at 60° and 85°C LET = 117.6 MeV-cm ² /mg, V _{DD} 12 V. SETs observed with Xe.
						6	Gamma	GSFC (Oct 2019)	TID, HDR, 3 biased parts showed no change in output at 10 krad(Si). All 3 failed functionally between 10 krad(Si) and 20 krad(Si). 3 unbiased parts had 1 LSB of output degradation at 1 krad(Si) and 3 LSB of degradation at 20 krad(Si), but no functional failures observed.
MAX4595	Texas Instruments	n/a; (19-052)	Analog Switch	CMOS	TW	10	Gamma	GSFC (Dec 2019)	TID, HDR, No functional failures to 100 krad(Si), Off-state leakage (NC and COM pins) out of spec between 30 krad(Si) and 50 krad(Si).
MAX4651	Maxim Integrated	n/a; (19-053)	Analog Switch	CMOS	TW	12	Gamma	GSFC (Dec 2019)	TID, HDR, All parameters tested remained within specification up to 100 krad(Si).
						2	Laser	NRL (Jan 2020)	No SEL observed at 80°C with 26.8 pJ. 5.5 supply voltage.
DG409	Maxim Integrated	n/a; (19-054)	Multiplexor	CMOS	TW	15	Gamma	GSFC (Dec 2019)	TID, HDR, Degradation seen at less than 1 krad(Si). Functional failures between 1 and 2 krad(Si).
MIC4427	Microchip	4A1436; (19-030)	MOSFET Gate Driver	BICMOS/ DMOS	MCC	8	Gamma	GSFC (Jan 2020)	TID, LDR, One DUT experienced functional failure at 20 krad(Si). Rise time (B) exceeded specification at 20 krad(Si). All other parameters remained within specification up to 30 krad(Si). [22]

Test Results and Discussion

As in our past workshop compendia of GSFC test results, each device under test has a detailed test report available online at <http://radhome.gsfc.nasa.gov> [23] and at <http://nepp.nasa.gov> [24] describing in further detail the test method, conditions and monitored parameters, and test results. This section contains a summary of testing performed on a selection of featured parts.

A. SGF15E100, SSDI, GaN HEMT

Solid State Devices, Inc's 3rd generation GaN HEMT is rated up to 15 A and 1000 V, and maximum R_{DS_ON} of 190 m Ω . This commercial device combines a normally-on GaN HEMT with a low-voltage Si MOSFET to enable normally-off behavior (Fig. 1 (a)). Parts were specially procured from SSDI delidded without conformal coating. A controlled, 1-mil parylene-C coating was applied prior to testing to prevent arcing at high voltages. Heavy-ion tests were performed in-air at Texas A&M University's Cyclotron Institute using the 15 MeV/u tune. The test board consisted of socketed daughter cards plugged into a mother test board that enabled communication with individual devices. The MIL-STD750 TM1080 test circuit was used; to reduce parasitic inductance and capacitance, the stiffening capacitor and gate filter were placed at the daughter card socket leads (Fig. 1 (b)).




Fig. 1 (a): Four (4) SGF15E100 devices mounted for heavy ion testing at TAMU. (b): A photograph of a delidded, parylene-C coated device showing GaN HEMT on left and Si MOSFET on right.





Fig. 2. (a): SGF15E100 drain-source voltage at which SEB did not occur (open symbols) and at which SEB occurred (solid symbols) with normal-incidence ions, as a function of surface LET(Si). Overlapping symbols' LETs are offset slightly for visibility. (b): Degradation of drain-source current and eventual SEB during irradiation with Cu (LET(Si) = 20 MeV-cm²/mg) at 400 V_{DS} and average flux = 628 cm⁻²s⁻¹ (supply current limit = 21 mA).

Ten devices were tested at 0 V_{GS} and found to be susceptible to both heavy-ion induced degradation of drain-source leakage current and catastrophic SEB. At normal incidence, the last pass/first fail V_{DS} for SEB was 300 V/350 V with Ag at surface-incident LET(Si) of 42 MeV-cm²/mg. Fig. 2 (a) plots the V_{DS} at which no SEB occurred and at which samples catastrophically failed, as a function of LET(Si). Additional tests with Cu (20 MeV-cm²/mg in Si) were performed at 45° tilt and either 0° or 90° rotation (perpendicular or parallel to the HEMT electron 2-dimensional channel). Samples did not catastrophically fail at 500 V_{DS} with the ion beam aligned perpendicular to the channel, but failed (SEB) at 500 V_{DS} when aligned parallel to the channel; at normal incidence, samples also burned out at 500 V_{DS}. Finally, Fig. 2 (b) shows the drain current degradation and SEB as a function of elapsed time during irradiation at normal incidence with Cu ions at 400 V_{DS}. Current was limited to 21 mA by the source-measure unit.

B. RH-OBC-1, Vorago, Single Board Computer

The Vorago Technologies RH-OBC-1 is a CubeSat Kit Bus compatible single board computer with a Vorago VA10820 ARM Cortex-M0 microcontroller at its core. The board also includes a set of common peripherals, like voltage regulators, non-volatile memories, an analog-to-digital converter, a watchdog, and a CAN bus controller. Fig. 3 shows a picture of the RH-OBC-1 board with each component labeled.




Fig. 3. RH-OBC-1 components.

The peripherals on board had mixed results. The rad-hard Cobham ADC performed flawlessly as expected, as did rad-hard regulators and supervisor/watchdog device. The commercial CAN transceiver functioned without error. However, the two Cypress FRAM memories were both susceptible to functional interrupts (SEFI), and the board as tested lacked any means to gate power to these devices to automatically recover. Most critically, without means to cycle power to the Boot FRAM, any subsequent condition causing a commanded or uncommanded MCU reset could leave the MCU unable to reload its own boot code until an external board-level power cycle is commanded. It is possible that such a combination of faults and its consequence (requiring external intervention) would not have been detected by piece-part testing alone. Vorago now provides a mitigation strategy which includes in part powering down the Boot FRAM when not in use to avoid an unknown SEFI state at system boot [7].

C. MPF300T-FCG1152 PolarFire®, Microsemi, FPGA

The PolarFire® FPGA is fabricated with 28 nm technology. Its configuration is built using SONOS flash memory. MPF300-EVAL-KIT PolarFire® Evaluation boards were provided by Microsemi for NEPP SEE testing. The first-look DUT was thinned using mechanical etching via an Ultra Tec ASAP-1 device preparation system. The part was successfully thinned to 100 μm –120 μm .

NEPP created a new test system motherboard using the Xilinx KCU105 Evaluation board for this test. The central component of the motherboard is the Kintex-UltraScale (XCKU040-2FFVA1156E) FPGA. The motherboard also includes two FPGA Mezzanine Card (FMC) high-speed connectors. It was the primary interface between the motherboard and the target DUT-daughterboard. Because the motherboard FPGA is reprogrammable, it is possible to customize control/monitors (test system designs) and download them to the motherboard FPGA per experiment type. This enables specialized control and monitoring of hundreds of DUT I/O at speeds of MHz-GHz. Subsequently, the NEPP test harness is significantly more powerful than a processor or microcontroller. The motherboard contains mapped designs that are responsible for controlling and monitoring DUT activity, receiving commands from a host computer, processing data, and packetizing/reporting DUT behavior to a host computer and logic analyzer. The test designs (firmware) were mapped into the daughter board DUT for SEE evaluation.

High-energy proton (200 MeV) testing was conducted at the Massachusetts General Hospital's Francis Burr Proton Therapy Center at both board and component levels to investigate single-event effects. Several of the individual components also have piece-part radiation data available from various sources, and one of the primary objectives of this test was to evaluate the performance of the board overall and identify any issues that arise from board-level testing. Limited total ionizing dose data was also obtained as a byproduct of this proton test.

Four of the on-board components were individually irradiated by using a 2.8 cm collimator on the beam line. These tests exposed the processor (MCU), CAN transceiver, user FRAM, and boot FRAM individually while monitoring the overall system response. The remaining components were only tested at board-level and showed no errors. For some runs, the voltages generated by the on-board voltage regulators were adjusted to explore their effect on system response to SEE.

The RH-OBC-1 board did not suffer any destructive effects under 200 MeV proton exposure. The entire board was subject to at least 3×10^{11} protons/cm² from the board-level irradiations alone, which also contributed approximately 12.2 krad(Si) of total dose without noticeable degradation. Single-bit errors were detected in the MCU core as expected, but were automatically handled by the device's EDAC system. No multi-bit errors were detected. One unknown reset was created inside the MCU core, and is believed to be the only MCU fault during this test. It appears to be an internal fault and did not cause a Power-On Reset (POR) to be commanded by the ISL706 watchdog/supervisor IC.

C. MPF300T-FCG1152 PolarFire®, Microsemi, FPGA (Cont.)

Heavy-ion testing was performed at Lawrence Berkeley National Laboratories 88inch Cyclotron (LBNL). The vacuum chamber setup is shown in Fig.4. Because this test campaign was a first-look at the PolarFire FPGA device, only basic mechanisms were investigated. Accordingly, DUT test structures were shift-registers, counters, and embedded RAM (LSRAM). Due to repercussions from the wild fires, beam time was limited. Consequently, only N, O, and Ne (at 16 MeV) were able to be used for the first-look experiments.



Fig. 4. Motherboard (KCU105) and daughterboard (PolarFire®) connection at the Lawrence Berkeley National Laboratory (LBNL) SEE vacuum chamber.

One significant anomaly (SEFI) was observed during heavy-ion testing. The core-current dropped below 100 mA when normal operational current was marked at approximately 2.75 A. This event was always recoverable. The current drop lasted for approximately 1.7 ms except for one instance, when it lasted for 177 s. All SEFI current drops were significant enough to stop operation and require a reset. No configuration was lost. The current drop occurred for every test at every LET during this first-look study. Microsemi is aware of the anomaly and suggests that it is due to a mode setting in the PolarFire device. This will be investigated and tested in the next PolarFire campaign.

Fig. 5 and Fig. 6 show the SEU cross-sections per DFF bit and per burst accordingly. Regarding Fig. 5, DFF upsets were single bit SEUs that were flushed out by the following shift register cycle DFF write; i.e., no SEUs lasted for more than one clock cycle and no data-paths were broken unless a SEFI (current-drop) occurred. Fig. 6 illustrates SEFI cross-sections for the LET tested. The SEFIs were not design-dependent. SEFI LET threshold has not been found and is expected to be investigated in an upcoming test campaign (including the impact of FPGA internal mode settings).




Fig. 5. Shift Register SEU Cross Sections Normalized per Shift Register Bit versus LET.




Fig. 6. Burst SEU Cross-Sections per Shift Register versus LET.

It is interesting to note that the counter array SEU cross sections per DFF are statistically equal to the WSR SEU cross-sections (both operating at the same frequency). This should be noted because the WSR does not have any combinatorial logic. This suggests that the DFF nodes will be the dominant mechanisms of failures. Additional testing is required.

All LSRAM SEUs were single bit with exception to SEFIs. This suggests that they will be correctable when implementing error correction (SECDED). SEFIs were due to the current drops; and have been verified by duration of SEFI responses during beam exposure. In all SEFI cases, LSRAM cells could be restored by an overwrite. However, SECDED would not be able to be applied (SEFIs are not single bit errors).

Summary

We have presented data from recent TID, DDD, and SEE tests on a variety of primarily commercial devices. It is the authors' recommendation that this data be used with caution due to many application- or lot-specific test conditions. We also highly recommend that lot-specific testing be performed on any commercial devices, or any devices that are suspected to be sensitive. As in our past workshop compendia of GSFC test results, each DUT has a detailed test report available online describing in further detail, test method, test conditions/parameters, test results, and graphs of data [23][24].

References

- [1] IEEE Xplore, <https://ieeexplore.ieee.org/Xplore/home.jsp>.
- [2] Jason Osheroff, Megan Casey, "U309 N-Channel Silicon Junction Field Effect Transistor Total Ionizing Dose Characterization Report," <https://radhome.gsfc.nasa.gov/radhome/papers/tid/2019-Osheroff-TR-19-009-U309-TID-20205004053.pdf>, Aug. 2019.
- [3] Edward P. Wilcox, Michael J. Campola, "A TID and SEE Characterization of Multi-Terabit COTS 3D NAND Flash," 2019 IEEE Radiation Effects Data Workshop, <https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8906606> or <https://radhome.gsfc.nasa.gov/radhome/papers/2019-Wilcox-NSREC-DW-Paper-TR-17-049-MT29F1T08CMHBB-SEE-TR-19-020-MT29F4T08CTHBBM5-TID-20205000822.pdf>, July 2019.
- [4] Ted Wilcox, "Avalanche ASV016204 (Pre-Production Samples) 40nm MRAM Total Ionizing Dose Test Report," <https://radhome.gsfc.nasa.gov/radhome/papers/2020-Wilcox-TR-20-006-Avalanche-ASV016204-TID-20205000788.pdf>, Feb. 2020.
- [5] Ted Wilcox, Michael J. Campola, "Micron MT29F1T08CMHBBJ4 1Tb NAND Flash Memory Single Event Effect Characterization Test Report," https://radhome.gsfc.nasa.gov/radhome/papers/2019-Wilcox-Campola-TR-17-049-MT29F1T08CMHBBJ4-WFIRST_NAND_SEE_2019LBNL_2017TAMU_2017LBNL_2018TAMU-20205005993.pdf, Apr. 2019.
- [6] Edward P. Wilcox, "Observation of Low-Energy Proton Direct Ionization in a 72-Layer 3D NAND Flash Memory", to be presented at IEEE NSREC, Dec. 2020.
- [7] Ted Wilcox, Christina Seidleck, "Vorago RH-OBC-1 Single Event Effect Characterization Test Report", <https://nepp.nasa.gov/docs/tasks/070-Test-Reports/NEPP-TR-2019-Wilcox-TR-18-035-RH-OBC-1-2019June01-MGH-20205006200.pdf>, June 2019.
- [8] Edward J. Wyrwas, Carl Szabo, "Proton Testing of AMD Ryzen 1 1700 Microprocessors", https://nepp.nasa.gov/files/30366/NEPP-TR-2019-Wyrwas-NEPPweb-TR-17-038_AMD-Ryzen-7-1700-Microprocessors-2019June02-TN72753.pdf, June 2019.
- [9] Edward J. Wyrwas, Carl Szabo, "Proton Testing of AMD Ryzen 3 1200 Microprocessors", https://nepp.nasa.gov/files/30374/NEPP-TR-2019-Wyrwas-NEPPweb-TR-19-023_AMD-Ryzen-3-1200-Microprocessors-2019June02-TN72755.pdf, June 2019.
- [10] Edward J. Wyrwas and Carl Szabo, "Proton Testing of AMD Ryzen 3 2200G Microprocessors", https://nepp.nasa.gov/files/30378/NEPP-TR-2019-Wyrwas-NEPPweb-TR-19-024_AMD-2200G-Microprocessor-2019June02-TN72756.pdf, June 2019.
- [11] E. J. Wyrwas "Proton Testing of AMD e9173 GPU", https://nepp.nasa.gov/files/30362/NEPP-TR-2019-Wyrwas-TR-19-022_AMD-e9173-GPU-2019June02-TN72682.pdf, June 2019.
- [12] E. J. Wyrwas, "Proton Testing of nVidia Jetson TX2", https://nepp.nasa.gov/files/30370/NEPP-TR-2019-Wyrwas-NEPPweb-TR-19-021_1nVidia-Jetson-TX2-2019June02-TN72754.pdf, June 2019.
- [13] Melanie Berg, Hak Kim, Michael Campola, "Xilinx Kintex-UltraScale Field Programmable Gate Array Single Event Effects (SEE) Heavy-Ion Test Report", <https://nepp.nasa.gov/docs/tasks/041-FPGA/NEPP-TR-2019-Berg-TR-15-061-Xilinx-XCKU040-2FFVA1156E-KintexUltraScale-LBNL-2019Nov18-20205007765.pdf>, Nov 2019.
- [14] Melanie Berg, Hak Kim, Michael Campola, Jonathan Pellish, "Microsemi PolarFire® Field Programmable Gate Array Single Event Effects Test Report", <https://nepp.nasa.gov/docs/tasks/041-FPGA/NEPP-TR-2019-Berg-TR-19-045-Microsemi-PolarFire-MPF300T-FCG1152-LBNL-2019Nov18-20205007083.pdf>, Nov 2019.
- [15] James Forney, Michael Campola, "OMH3075 Hall Effect Sensor Total Ionizing Dose Test Report (Test completion date: August 23, 2019)", <https://nepp.nasa.gov/docs/tasks/070-Test-Reports/NEPP-TR-2019-Forney-Campola-TR-19-026-OMH3075-Hall-Effect-Sensor-TID-TN77576.pdf>, Aug. 2019.
- [16] Megan Casey, Anthony Phan, Alyson Topper, "HSYE-117RH Voltage Linear Regulator Total Ionizing Dose Test Report", <https://radhome.gsfc.nasa.gov/radhome/papers/tid/2019-Casey-TR-19-007-HSYE117RH-TID-20205004068.pdf>, Aug. 2019.
- [17] Megan Casey, Anthony Phan, Alyson Topper, "HSYE-117RH Voltage Linear Regulator Total Ionizing Dose Test Report (Test completion date: April 29, 2020)", <https://radhome.gsfc.nasa.gov/radhome/papers/tid/2020-Casey-TR-19-007-HSYE-117RH-2020Apr29-TID-20205004139.pdf>, Apr. 2019.
- [18] Megan Casey, "RH1014MW Quad Precision Operational Amplifier Total Ionizing Dose Radiation Lot Acceptance Test (RLAT) Report", <https://radhome.gsfc.nasa.gov/radhome/papers/tid/2019-Casey-TR-19-003-Analog-Devices-RH1014MW-TID-2019July05-to-2019Dec30-20205007082.pdf>, Apr. 2019.
- [19] Megan Casey, Anthony Phan, Alyson Topper, "RH1021BMH-10 Precision 10 V Reference Total Ionizing Dose Test Report", <https://nepp.nasa.gov/docs/tasks/070-Test-Reports/NEPP-TR-2019-Casey-19-008-RH1021BMH-10-TID-2019Aug23-TN77972.pdf>, Aug. 2019.
- [20] Michael Campola, Thomas Carstens, and Anthony Phan, "Total Ionizing Dose Test of Silicon Switching Transistors JANTXV2N2222AUB", <https://radhome.gsfc.nasa.gov/radhome/papers/2019-Carstens-TR-GSFC-19-040-2N2222-TID-2019Dec09-TN78001.pdf>, Dec. 2019.
- [21] Michael Campola, Thomas Carstens, "Single-Event Testing of the Texas Instruments SNV54LVC00AW Quadruple 2-Input Positive-NAND Gates", <https://radhome.gsfc.nasa.gov/radhome/papers/2019-Carstens-TR-GSFC-19-044-SNV54LVC00AW-NAND-2019Nov20-TN78000.pdf>, Jan. 2020.
- [22] Alyson Topper, Megan Casey, "MIC4427 MOSFET Driver Total Ionizing Dose Test Report" <https://radhome.gsfc.nasa.gov/radhome/papers/tid/2020-Topper-Casey-TR-19-030-MIC4427-TID-2020Mar12-20205006075.pdf>, Mar. 2020.
- [23] NASA GSFC Radiation Effects and Analysis home page, <http://radhome.gsfc.nasa.gov>.
- [24] NASA Electronic Parts and Packaging Program home page, <http://nepp.nasa.gov>.

Acknowledgment

The authors would like to acknowledge the sponsors of this effort: NASA Electronic Parts and Packaging Program (NEPP), NASA GSFC IRAD program, NASA Space Technology Mission Directorate (STMD) Technology Demonstration Missions Office, and NASA Flight Projects. The authors thank members of the Radiation Effects and Analysis Group (REAG) who contributed to the test results presented here; Stephen K. Brown, Martin A. Carts, Stephen R. Cox, Yevgeniy Gerashchenko, Paige Karras, Ray Ladbury, Kenny O'Connor, Christina M. Seidleck, Scott Stansberry, Craig Stauffer, Carl Szabo, and Mike Xapsos.

List of Principal Investigators

Principal Investigator (PI)	Abbreviation
Melanie D. Berg	MB
Michael J. Campola	MJC
Megan C. Casey	MCC
Jean-Marie Lauenstein	JML
Kaitlyn Ryder	KR
Edward (Ted) Wilcox	TW
Edward J. Wyrwas	EW

Acronyms

Acronym	Definition
σ	cross section (cm ² /device, unless specified as cm ² /bit)
A	Amperes
ADC	Analog to Digital Converter
BiCMOS	Bipolar – Complementary Metal Oxide Semiconductor
CAN	Controller Area Network
CMOS	Complementary Metal Oxide Semiconductor
CNL	Crocker Nuclear Laboratory
CTR	Current Transfer Ratio
DDD	Displacement Damage Dose
DUT	Device Under Test
EDAC	Error Detection and Correction
FPGA	Field Programmable Gate Array
FRAM	Ferroelectric Random-Access Memory
FWHM	Full-Width Half-Maximum
HEMT	High Electron Mobility Transistor
GSFC	Goddard Space Flight Center
HDR	High Dose Rate
IC	Integrated Circuit
I_{SS}	Zero Gate Voltage Drain Current
I_{GSS}	Gate-Source Leakage Current
JFET	Junction Field Effect Transistor
LBNL	Lawrence Berkeley National Laboratory
LDC	Lot Date Code
LDO	Low Dropout Regulator
LDR	Low Dose Rate
LET	Linear Energy Transfer
MCU	Microcontroller Unit
MEMS	Microelectro-mechanical Systems

Acronym	Definition
MGH	Massachusetts General Francis H. Burr Proton Therapy
MGH	Massachusetts General Francis H. Burr Proton Therapy
MLC	Multi-Level Cell
MOSFET	Metal Oxide Semiconductor Field Effect Transistor
NEPP	NASA Electronics Parts and Packaging
PI	Principal Investigator
REAG	Radiation Effects & Analysis Group
$R_{DS,ON}$	Drain-Source On-state Resistance
R/W	Read-Write
SEB	Single-Event Burnout
SECEDED	Single Error Correct Double Error Detect
SEE	Single-Event Effect
SEFI	Single-Event Functional Interrupt
SEGR	Single-Event Gate Rupture
SEL	Single-Event Latchup
SEU	Single-Event Upset
SLC	Single-Level Cell
SRAM	Static Random-Access Memory
SMD	Standard Microcircuit Drawings
STMD	Space Technology Mission Directorate
TAMU	Texas A&M University
TID	Total Ionizing Dose
UCD	University of California at Davis
VDMOS	Vertical Double-diffused Metal Oxide Semiconductor
$V_{GS,OFF}$	Gate Source Cutoff Voltage
V_{DS}	Drain-Source Voltage
WSR	Windowed Shift Register