
Graphical Primer of NASA Glenn SiC JFET Integrated Circuit (IC) Generation 13 Layout

How to layout 500 °C durable integrated circuit cells for fabrication by NASA Glenn



Philip Neudeck and David Spry <u>Neudeck@nasa.gov</u> NASA Glenn Research Center May 2021

NASA Glenn SiC JFET IC Generation 13 7 Drawn Layers Needed to Define Circuit Mask Layout

Key Background Info: See https://ntrs.nasa.gov/archive/nasa/casi.ntrs.nasa.gov/20170001674.pdf slides 20-32 for a series of cross-sections illustrating the use of these 7 layers to build SiC JFETs, resistors, and integrated circuits [1].

	Filter					
	drawing					
	Layer	Purpose	🔒 🕶 🖕	#	DT	
	🚫 Deep N Well	drawing		1	0	
	p layer	drawing		2	0	
All circuits (transistors	n layer	drawing		4	0	
and resistors) are	Metal1	drawing		10	0	
implemented/defined	Via1	drawing		11	0	
in these 7 drawn layers.	Metal2	drawing		12	0	
In these / drawn layers.	Via2	drawing		13	0	
	🛐 Via3	drawing		15	0	
Other layers in grey are	Metal3	drawing		18	0	
for chip bond pads that	I p layer	drawing		41	0	
NASA designs and	Au	drawing		53	0	
implements.	CellArea	drawing		66	0	
				Layer#	ata Type	
[1] If you do not read and understand the key background information, it may prove challenging to understand and use the				GDS	Data	

information that follows in the rest of this layout primer. NASA Glenn ICv13 Layout Primer May 2021


The NASA SiC JFET IC fabrication process mask order [1]: 1. "p layer" defines JFET p+ gate mesa. 2. "n layer" defines JFET and resistor n mesa channel. 3. "Deep N Well" defines n+ contact implant. 4. "Via1" defines where Metal1 contacts the SiC devices. 5. "Metal1" defines 1st layer interconnect pattern. 6. "Via2" defines Metal1 to Metal2 connections. 7. "Metal2" defines 2nd layer interconnect pattern.

So long as layout geometries and layers described in this document are followed, NASA Glenn can import a GDS file of your design into its master IC mask design for fabrication[2].

[2] Under mutually agreed Space Act Agreement.

NASA Glenn SiC JFET IC


Size Comparison of Generation 12 (top) and Generation 13 (bottom) of "Base Power" NOT Logic Gate Layouts



Important Notice: Generation 13 layout rules outlined in this document are enabled by anticipated switch to stepperbased lithography executed at non-NASA SiC fabrication foundry. If NASA does not receive sufficient funding for moving the 7 masks to stepper-based SiC fabrication foundry, Generation 12 layout rules (posted online since April 2019) will be used in the next fabrication run instead of the Generation 13 rules described here in this document.

NASA Glenn SiC JFET IC Generation 13


Illustration of p+ Gate Mesa (p layer), N-Channel Mesa (n layer), N+ Implant (Deep N Well) Layout Rules (Dimensions in µm)



Additional Mesa Layout Rules.

- 1. JFET gate lengths longer than 3 μ m are permitted, unlimited JFET gate width.
- 2. Minimum resistor width of 1 μm, up to 300 squares. S-Shape, C-Shape, U-shape, and serpentine features are permitted.
- 3. Joining of multiple device n-mesa regions permitted.
- 4. DO NOT join multiple p-mesa regions of separate JFETs.
- 5. Minimum N+ Implant size is 2 μm by 3 μm, at least 0.5 μm inside n mesa periphery.


NASA Glenn SiC JFET IC Generation 13 Illustration of **Via1** Layout (Dimensions in μm)



Via1 features must:

- 1. Reside on either an n-mesa or p-mesa and are intended to form ohmic contact to the SiC.
- 2. Be 2µm x 3 µm in dimension and <u>residing in flat area</u> without any underlying n mesa or p mesa edge topology.
- 3. Reside at least 0.5 μ m from n-mesa or p-mesa edge if enclosed by the mesa.
- 4. Reside at least 2.5 μm from p-mesa edge if not enclosed by the p-mesa.
- 5. Reside at least 3 μ m from any adjacent **Via1** feature.


NASA Glenn SiC JFET IC Generation 13 Illustration of Metal1 Layout (Dimensions in μm)



Metal1 Layout:

- 1. Surround all Via1 features by 0.5 μ m of Metal1.
- 2. 1.5 µm minimum Metal1 to Metal1 Isolation spacing.
- 3. 4 μ m minimum Metal1 feature width.
- 4. 2 mm maximum length of Metal1 trace.
- 5. Do not route Metal1 traces that traverse separated n layer mesa features that are supposed to be electrically isolated from each other.
 - Such features have potential to create undesired parasitic inversion channel MOSFET (especially for positive signal bias).
 - Exception: Can traverse in cases where Metal1 and resistor traces are always negative bias with respect to GND.
- 6. Parasitic resistance of Metal1 is roughly 5 ohms per square.

NASA Glenn SiC JFET IC Generation 13 Illustration of Via2 Layout (Dimensions in μ m)



Via2 Layout:


- 1. Surround all Via2 features by 0.5 μm of Metal1
- 2. All Via2 features are 3 μ m x 3 μ m.
- 3. All Via2 features must reside on flat SiC topography.
 - If Via 2 resides in flat field region, at least 3.0 µm from the edge of adjacent n-mesa or p-mesa feature.
 - If Via 2 resides inside flat area of n-mesa, at least 2.5 µm from edge of adjacent Via 1 or p-mesa feature.
- 4. Each Via2 is < 5 ohm resistance.

NASA Glenn SiC JFET IC Generation 13 Illustration of Metal2 Layout (Dimensions in μ m)

Layer Palette # ×	Cv13Design : Design Navigato Cell1* X
Metal2:drawing	
Drawn V	· · · · · · · · · · · · · · · · · · ·
drawing	
Layer Purpose 💩 🕶 🗽 #	
p layer drawing 2	
n layer drawing 4	
n p layer drawing 3	
Deep N Well drawing 1	
Via1 drawing [11	
Metal1 drawing 10 10	
Wetan Grawing 10 Wa2 drawing 13	
Metal2 drawing 12	4.000
Via3 drawing Via3	
Metal3 drawing V 18	
Dimple1 drawing	
Dimple2 drawing V	
Au drawing V 53	
TextAlign drawing 20	•••••••••••••••••••••••••••••••••••••
CellAreaA drawing C 66	· · · · · · · · · · · · · · · · · · ·
MetalT drawing 2 42	
CellAreaB drawing 🔽 41	
CellAreaC drawing C 67	la en
conneac drawing [[9]] 07	la a construction a construction a construction a la construction de l
Select 🕼 🖪 🔳	
×	1.500
Libraries Layer Palette Find in Hierarchy	


Metal2 Layout:

- 1. Surround all Via2 features by 0.5 μm of Metal2
- 2. 1.5 μm minimum Metal2 to Metal2 Isolation spacing.
- 3. $4 \mu m$ minimum Metal2 feature width.
- 4. 2 mm maximum length of Metal2 trace.
- 5. OK to traverse adjacent underlying n layer mesa features with Metal2 traces.
- 6. Parasitic resistance of Metal2 is roughly 5 ohms per square.



NASA Glenn SiC JFET IC Generation 13 "Base" NOT Logic Gate (Layout Illustration is Rotated <u>90 degrees</u>, Dimensions in μm)

NASA Glenn SiC JFET IC Generation 13 Example AND Logic Gate (constructed using NAND + NOT base cells)



In NASA Glenn Layouts:

Metal1 traces predominantly run along vertical direction. Metal2 traces predominantly run along horizonal direction.


NASA Glenn SiC JFET IC Generation 13 Illustration of NASA Glenn Multiple-Finger JFET Layout



Features of Mult-Finger JFET Layout:


- 1. Via 2 resides on top of (and is 0.5μm surrounded by) <u>flat Metal1</u> and <u>flat n layer mesa without Via1</u>.
 - Deep N Well source/drain implant produces no surface topography, so it is allowed to extend underneath Via2.
 - No Via1 feature exists underneath or within 2.5µm of Via2 feature.
- 2. In this 4-gate-finger example, electrical connection to Multi-Finger JFET Drain and Source is made in Metal2.
- 3. In this 4-gate-finger example, electrical connection of the multiple adjacent p layer gate fingers is made in Metal1.
 - Metal 2 and Via 2 could also be used to connect gate fingers IF underlying p layer made locally wider to meet Via2 flat topography rule.

NASA Glenn SiC JFET IC Generation 13 Device Orientation



Use vertical and horizontal 90° JFET and via orientations. DO NOT use JFETs or vias oriented at non-90° angles.

No restriction on Metal1 and Metal2 trace orientations.



Capacitor Layout (unchanged from Generation 12)

"Unit cell" (CBase40fF) consists of 48µm x 48µm square of Metal2 residing on top of 48µm x 48µm square of Metal 1 - Capacitance of a unit cell is 40 fF.

Repeat (adjacently connect) 48µm x 48µm square unit cells to build larger capacitors of desired shape.

- Larger capacitor can be any overall shape so long as it is comprised of adjacently connected unit cells.
- Capacitor peripheries must be surrounded by a 6 um extension "ring" of only Metal1.

Maximum size is 2 mm x 2 mm (per 2 mm Metal1 and Metal2 length rules on slides 5 and 7)

NASA Glenn SiC JFET IC Generation 13 Chip Size and Bond Pad Configuration

NASA Glenn will place the GDS layout file you send of your circuit layout into its standard IC Version 13 chip frame cell.

Your integrated circuit cell (including power bus traces) must fit within less than a square 4 mm x 4 mm area.

The NASA standard chip frame provides for an even distribution of at least 72 high-temperature durable bond pads.

- Bond pads are evenly distributed around the chip frame cell periphery, NO bond pads permitted in chip middle.
- Bond pads are designed to be compatible with either gold wire bonding or flip chip.
- Each high-temperature bond pad has a parasitic electrical series resistance of roughly 100 ohms.
 - Because of this series resistance, larger-current (power bus) connections should use multiple bond pads.
- Route your top-level cell signals and power to the cell periphery, NASA will route from there to chip bond pads.
 - Metal1 is preferred for larger-current (power bus) connections to bond pads.

NASA will carve (add) stress-management hole patterns into selected larger Metal1 and Metal2 traces and capacitors.

- Stress-management patterns will only be added to flat metal areas larger than 30 µm by 30 µm in your layout.

Key Online Technical References

Yearlong 500 °C Operational Demonstration of Up-Scaled 4H-SiC JFET Integrated Circuits (2018): Article: <u>https://ntrs.nasa.gov/archive/nasa/casi.ntrs.nasa.gov/20180003391.pdf</u> Presentation: <u>https://ntrs.nasa.gov/archive/nasa/casi.ntrs.nasa.gov/20190001885.pdf</u>

Processing and Characterization of Thousand-Hour 500 °C Durable 4H-SiC JFET Integrated Circuits (2016): Article: <u>https://ntrs.nasa.gov/archive/nasa/casi.ntrs.nasa.gov/20160014879.pdf</u> Presentation: <u>https://ntrs.nasa.gov/archive/nasa/casi.ntrs.nasa.gov/20170001674.pdf</u>

First-Order SPICE Modeling of Extreme-Temperature 4H-SiC JFET Integrated Circuits (2016): Article: <u>https://ntrs.nasa.gov/archive/nasa/casi.ntrs.nasa.gov/20160014886.pdf</u> Presentation: <u>https://sic.grc.nasa.gov/files/HiTEC2016-NeudeckV1A.pdf</u>

Experimental and Theoretical Study of 4H-SiC JFET Threshold Voltage Body Bias Effect from 25 °C to 500 °C (2016): Article: <u>https://ntrs.nasa.gov/archive/nasa/casi.ntrs.nasa.gov/20160005307.pdf</u>

Inclusion of Body Bias Effect in SPICE Modeling of 4H-SiC Integrated Circuit Resistors (2018): Article: <u>https://ntrs.nasa.gov/archive/nasa/casi.ntrs.nasa.gov/20180000657.pdf</u> Poster Presentation: <u>https://ntrs.nasa.gov/archive/nasa/casi.ntrs.nasa.gov/20170009460.pdf</u>