

Update on Scaled CMOS Task and Future Plans

Megan C. Casey

NASA Goddard Space Flight Center

megan.c.casey@nasa.gov

To be presented by Megan Casey at the NASA Electronic Parts and Packaging (NEPP) 2021 Electronics Technology Workshop (ETW), June 14-17, 2021 and published on nepp.nasa.gov.

Acronyms

- CMOS – Complementary Metal-Oxide-Semiconductor
- COVID – Coronavirus Disease
- DUT – Device Under Test
- FBB – Forward Body Bias
- FDSOI – Fully-Depleted Silicon-on-Insulator
- LBNL – Lawrence Berkeley National Laboratory
- LET – Linear Energy Transfer
- MRED – Monte Carlo Radiative Energy Deposition
- NAND – Not AND
- NASA – National Aeronautics and Space Administration
- NEPP – NASA Electronic Parts and Packaging Program
- nMOS – N-Channel Metal Oxide Semiconductor
- PDSOI – Partially-Depleted Silicon-on-Insulator
- pMOS – P-Channel Metal Oxide Semiconductor
- RBB – Reverse Body Bias
- REF – Radiation Effects Facility
- SEE – Single-Event Effects
- SOI – Silicon-on-Insulator
- SRAM – Static Random Access Memory
- TID – Total Ionizing Dose
- VPW – P-Well Bias Voltage
- VNW – N-Well Bias Voltage

Previous Work



- Past several years, radiation results on GlobalFoundries 22FDX SRAM-based line monitor circuit has been shown
  - Testing has included: heavy ion, high-energy proton SEE, TID, combined TID and heavy-ion SEE, and low-energy electron SEE
  - 2020 ETW focused on TID and combined effects testing with some preliminary low-energy electron SEE data
- This effort (particularly the TID results) is becoming increasingly relevant with considerable interest from a variety of partners, including within NASA, other government entities, private industry, and academia
- Given COVID, ability to conduct radiation testing was severely limited

Test Devices and Procedure

- Nominal supply voltage is 0.8 V, but voltages as low as 0.4 V are supported by the technology
  - The SRAM is theoretically functional from 0.64 V to 1.08 V, but, in practice, normal operation at 0.7 V at the lowest
- Custom aluminum masking plate was built to protect board and external circuitry from electrical charging effects
- Before each run, SRAM was programmed and bits were read back
- Device was irradiated and SRAM was reread and number of upset bits was recorded
- Effect of input pattern, supply voltage, and electron energy was investigated





Test Facility

- All experiments were conducted using a 2-MeV Van de Graaff generator at NASA GSFC's REF
- The Van de Graaff generator is capable of supplying either protons or electrons with a mono-energetic beam ranging from approximately 100 keV to 2 MeV
  - In this work, electrons with energies from 130 keV to 1.4 MeV were used



Device Cross-Section

- A single device was cross-sectioned and the thicknesses of the layers were measured
- The substrate is at the top of the image, followed by approximately 30 nm of buried oxide (BOX)
  - The devices are thinned, so the substrate thickness varies across the die as well as between devices
- There is approximately 40 nm of silicon which includes 7-nm deep channel
- Beyond the silicon is 200 nm of metal layers



Modeling and Simulation

- Using the layer thicknesses measured in the cross-section, the device was modeled using the MRED code
- The DUTs have some variance in thickness across the surface of the substrate and each DUT has a different substrate thickness
  - Substrate thicknesses of 10, 20, 30, and 40 um were used in the simulations
  - Electron energies of 100 keV and 1.5 MeV were simulated to determine the energy that would be deposited in the sensitive volumes after traversing through the substrate



Modeling and Simulation

- Assuming critical charge is 0.06 fC and holes do not contribute to transient current, then critical deposited energy is 1.35 keV
- MRED results indicate enough charge/energy is deposited with low energy electrons to upset 22FDX SRAM bits
- These simulations were also used to estimate the fluence required to see statistically significant numbers of upsets bits



Low-Energy Electron Test Results

- In most of the previous testing, the irradiated devices were operated at voltages lower than nominal to increase the single-event sensitivity
- After several beam runs, the DUT seemed to experience dose effects such that the number of bits that were incorrect before irradiation were comparable with the number that were expected to upset during the run



Low-Energy Electron Test Results



- First two energies are much lower than expected based on the electron LET vs energy curve, but other datapoints are consistent
  - Lowest energies should have the highest LETs and highest cross-sections
  - 130 keV and 200 keV electrons should have sufficient range, but:
    - Electrons do not travel in a straight line like heavy ions due to light mass
    - There is uncertainty in our energy of 5-10% and variance in the die thickness, so may be on the wrong side of the Bragg peak
- 300 keV to 1 MeV have nice correlation with expected LET and cross-section
- 1.4 MeV cross-section is higher than expected
  - Believe this is due to dose enhancement
  - Pre-rad upset bits were observed at much lower doses in the electron irradiations than in gamma irradiations

Dose Enhancement

- Previously, other samples of these SRAMs were gamma-irradiated and stuck bits were observed first at 50 krad(Si)
- Stuck bits were observed beginning at a dose of less than 2 krad(Si)
- These results are consistent with research by Gadlage *et al.*, from 2017 where dose enhancement was observed in NAND flash memories irradiated with 20-100 keV electrons compared with gamma irradiations
  - The device with more runs at lower energy appeared to degrade significantly earlier than the device that had only one or two runs per energy



Conclusions and Future Plans

- Low-energy electron irradiations were performed and single-event upsets were observed in a 22 nm fully-depleted SOI process
- The upsets were observed at nominal and higher voltages
- Simulation data agree well with experimental cross-sections
- In addition, the irradiated devices also appeared to suffer dose enhancement similar to what has also been observed in NAND flash memories

- In the future, we are continuing to work out agreements with manufacturers to get access to new process nodes
- Continue collaborating with industry partners and within NASA