

DC Modeling of 4H-SiC nJFET Gate Length Reduction at 500 °C

Mohit R. Mehta

KBRWyle Services, LLC.

Intelligent Systems Division NASA Ames Research Center, Moffett Field, California 94035, USA

Philip G. Neudeck

¹*NASA Glenn Research Center, Cleveland, Ohio 44135, USA*

John W. Lawson

Intelligent Systems Division, NASA Ames Research Center, Moffett Field, CA 94035, USA

ABSTRACT: The development of robust, high-performance integrated circuits (ICs) will enable numerous potential NASA missions of current interest, including long-duration robotic missions exploring the 460 °C surface of Venus. Currently, NASA is looking towards SiC-based devices to provide such a solution. However, the current NASA silicon carbide (SiC) JFET device with a channel length of 6 μm (recently fabricated Gen. 11 ICs) limits mission-relevant circuit capabilities. In this study, we combined experiments with simulations to explore two straightforward fabrication strategies (shallow n^- and deep n^+) to reduce the SiC JFET channel length while maintaining turn-off behavior needed to realize 500 °C circuit operation. First, the material properties for 4H-SiC were implemented in COMSOL and the Poisson equation was solved for twelve 2D device designs. Then, based on the insights gained from the distribution of the electron concentration, electrostatic potential, and electric field for twelve designs (with three fabrication strategies), simulation for a 1 μm gate length nJFET with the turn-off performance comparable to the state-of-the-art.

1 INTRODUCTION

NASA is exploring Silicon Carbide, a wide-band-gap semiconductor material capable of operating at high-temperatures, based devices for the development of robust, high performance electronics to work under harsh environments (high radiation and high Venus surface temperatures). An elaborate and detailed discussion on the need for high-performance SiC electronics and the challenges faced with the current technologies can be found elsewhere (Neudeck et al. 2016, Neudeck et al. 2019). It is desired that current NASA silicon carbide (SiC) JFET device with a channel length of $6\text{ }\mu\text{m}$, for recently fabricated Gen. 11 ICs (Neudeck et al. 2020), be improved upon by substantially shrinking the gate length towards $1\text{ }\mu\text{m}$.

There are various strategies to reduce the gate length and feature size of a 4H-SiC JFET (Malhan et al. 2006). This paper presents a study on reducing the gate length of a lateral 4H-SiC nJFET by comparing and contrasting two fabrication strategies. The first fabrication strategy uses a shallow self-align nitrogen implant (Fig. 1a) along the device's top surface but not below the gate combined with a high-




Figure 1: Schematic for the 4H-SiC nJFET device with two doping strategies: a) self-align nitrogen (SN) and b) extended phosphorous (EP). The different layers are p substrate (blue), p^- sub-channel layer (light blue), n epitaxial layer (green), n^+ source and drain epilayer (dark green), n^- nitrogen self-align implant (light green), and p^+ gate epilayer (dark blue).

dose phosphorous implant directly below the source and drain contacts, while the second fabrication strategy (Fig. 1b), the high-dose phosphorous implants extended from below the contacts all the way up to the gate edges. Two doping strategies are explored to reduce the gate length while maintaining or improving the turning-off response.

In this study, twelve variations of lateral epitaxial 4H-SiC nJFETs with different fabrication strategies and gate lengths were simulated in COMSOL. Since the COMSOL database does not have the material properties for 4H-SiC, these parameters were adopted from Ref. (Arvanitopoulos et al. 2017) and the model was validated with experiments conducted at NASA GRC. Finally, based on the insights (potential distribution below the gate and transfer characteristics) from twelve designs, results for a 1 μm device using both extended phosphorous and shallow self-align strategies with threshold voltages (V_{th}) similar to the current Gen. 11 device are presented.

2 METHODOLOGY

Experiment The first fabrication strategy uses a shallow self-align nitrogen implant (Figure 1a) along the device’s top surface but not below the gate combined with a high-dose phosphorous implant directly below the source and drain contacts. This is consistent with experiments by NASA GRC in prototype IC generations 10 and 11 (Neudeck et al. 2020).

Finite-Element-Model The nJFET was simulated using commercial software, COMSOL Multiphysics v5.6 with the semiconductor module. The material parameters and the physical models used to simulate the electrical potential and carrier concentration profiles were taken from a published review (Arvanitopoulos et al. 2017). The models used to simulate the physics for nJFET were: Auger recombination, Shockley-Read-Hall (SRH) recombination, incomplete ionization, and low-field mobility. The device was simulated by solving Poisson’s equation and the carrier continuity equations simultaneously.

The schematic cross-sections for the simulated 4H-SiC nJFETs is shown in Fig. 1. The n-channel JFET has device connections (source, gate, and drain) on the top and a substrate at the bottom. Note that it was important to include the p-substrate layer in the simulations to account for substrate body bias effect (Neudeck et al. 2016) and for the simulations to convergence. The implantation profiles for the high-dose phosphorous implant directly below the source, drain, and extended phosphorous implants, and the shallow self-align nitrogen implant are modeled using Gaussian distribution, with parameters listed in Table 1.

The following protocol was used to solve the Poisson equation in COMSOL for 4H-SiC nJFETs at

Table 1: Model parameters for Gaussian distribution used to fit the SIMS measurements for donor concentration.

Property	Value		Unit
	phosphorous	nitrogen	
N_{D0}	1×10^{20}	1.95×10^{18}	cm^{-3}
d_j^x	200	1	nm
d_j^y	200	120	nm
N_b	1×10^{17}	1×10^{17}	cm^3

460 °C (and 500 °C). Unfortunately, combining all the steps or rearranging the order did not lead to converged results. The convergence threshold parameter in COMSOL was set to 1×10^{-6} . The sequence of steps used to setup the simulation was important for the solution to converge. The sequence of steady-state simulations used to compute the transfer characteristics of the device was: first, the device was simulated at 25 °C with terminal voltages set to zero volt ($V_s = V_g = V_d = 0 \text{ V}$) and without the generation and recombination models; second, the device was simulated with the generation and recombination models; third, the temperature of the device was changed from 25 °C to 460 °C (or 500 °C); fourth, the substrate voltage was changed to $V_s = -25 \text{ V}$ (or -15 V); fifth, the drain voltage was increased to $V_d = 20 \text{ V}$; Finally, the gate voltage was reduced from 0 V to -0.5 V decrements. This simulation protocol was implemented in COMSOL as different study steps. The temperature and each terminal voltage are assigned using a separate study step, wherein the earlier solution is used as the initial condition for the current step.

3 RESULTS AND DISCUSSION

Before the gate optimization studies, the turn-off and transfer characteristics were validated with the measured data of a 4H-SiC nJFET with shallow self-align




Figure 2: The transfer characteristics for a 6 μm gate length 4H-SiC nJFET with self-align N validated at 500 °C with measured experiments for two substrate biases, -25 V (black) and -15 V (brown). Left axis shows the total I_d (48 μm wide device) while the right axis shows normalized I_d . Note that measured current floor was limited by package leakage extrinsic to the device and was not simulated in the COMSOL (see text).




Figure 3: The simulated turn-off characteristics for selected designs from Table 2 (the device numbers are shown in brackets). Simulation results from the nitrogen self-align strategy are shown using dashed lines, while the extended phosphorous strategy results are shown using solid lines. Note that drain currents are normalized to the device width. Other simulation parameters were: $V_s = -25$ V, $V_d = 20$ V, and $T = 460$ °C.

nitrogen implant at 500 °C as shown in Fig. 2. The implantation profile (from SIMS measurements) of the self-aligned shallow nitrogen implant and phosphorous implants below the metal contacts were modeled (parameters listed in Table 1) using a uniform distribution with a Gaussian drop-off. The results of the transfer and output characteristics from the 4H-SiC JFET model and the simulation protocol implemented in COMSOL were validated with experiments. The device was simulated at 500 °C with a 0.42 μm n-epitaxial layer to match the experiments.

The threshold voltage for both the experiments and simulations is computed using the saturation extrapolation technique (Schroder 2005). The computed threshold voltage (V_g) for $V_s = -25$ V and $V_d = 20$ V shows a error of about 1% between measured ($V_g = -9.66$ V) and simulation ($V_g = -9.83$ V), while at higher substrate voltage ($V_s = -15$ V), the error increased to 5% between experiment ($V_g = -10.68$ V) and simulation ($V_g = -11.26$ V). The high value of the turn-off current in the experiments was a result of the package leaking current (Neudeck et al. 2017), thus the model parameters were not modified to quantitatively match the experimentally measured turn-off current minimums, even though tuning the SRH recombination time could adjust the current floor (SRH recombination time lifetime for hole and electrons was held constant to 10 ns throughout the study). The validated model was used to simulate the DC characteristics of the extended phosphorous strategy (Fig. 1b) and compare the performance against the self-align nitrogen doping strategy (Fig. 1a).

Note that since COMSOL limits the user to provide a single model for incomplete ionization (unless an explicit geometry is used and different material parameters are assigned to each geometry), the model parameters for phosphorous were used. We do not expect this change to affect the results significantly, since

Table 2: Transfer characteristics for thirteen 4H-SiC nJFET designs with two doping strategies simulated at 460 °C. The location of W_i listed in the table are shown in Fig. 1. The different types listed are self-align nitrogen (SAN), extended phosphorous (EP), and no strategy (NS). For the * cases, the n-epilayer thickness was reduced from 0.40 μm to 0.34 μm.

#	Type	W_M μm	W_S μm	W_R μm	W_G μm	$-V_{th}$ V	I_{dss} A/m
1	SN	1.5	3.0	1.5	3.0	09.0	027.9
2	SN	3.0	6.0	3.0	6.0	08.2	011.8
3	SN	3.0	6.0	4.5	3.0	08.8	022.9
4	SN	3.0	3.0	4.5	3.0	10.0	028.5
5	SN	3.0	3.0	5.0	2.0	11.2	041.1
6	SN	3.0	3.0	5.5	1.0	15.8	066.3
7	EP	3.0	3.0	4.5	3.0	08.8	028.6
8	EP	3.0	3.0	5.0	2.0	09.7	046.0
9	EP	3.0	3.0	5.5	1.0	14.1	105.9
10	NS	1.5	3.0	1.5	3.0	10.0	028.0
11	NS	3.0	6.0	3.0	6.0	08.0	010.1
12	NS	3.0	6.0	4.5	3.0	10.0	019.0
13	EP*	3.0	3.0	5.5	1.0	08.8	063.2
14	SN*	3.0	3.0	5.5	1.0	09.4	036.6

the ionization energy are similar and impurities are completely ionized at higher temperature. The results show that the drain current for extended n^+ strategy is $\sim 14\%$ and $\sim 7\%$ higher than shallow n^- strategy for $V_s = -25$ V and $V_s = -15$ V, respectively. The higher I_{dss} results from a deeper and higher concentration of dopants in the extended n^+ strategy. However, the change in the threshold voltage (V_{th}) is smaller, 2.5% and 2.7%, for substrate voltage -25 V and -15 V respectively.

Using this simulation framework, 14 devices were simulated (7 with shallow n^- , 4 extended n^+ , and 3 without any doping strategy) and the results are presented in Table 2. As expected, increasing the gate length increases V_{th} . In contrast, reducing W_G (6 μm to 2 μm) lowers the threshold voltage. However, 1 μm devices (#6) and (#9) with thicker nepi layer could not turn-off within the design constraints ($V_g \geq -15$ V). By examining the potential, electron concentration (not shown), and electric-field (not shown) distributions inside the non-switching-off devices, the thickness of the nepi layer was reduced until the value of V_{th} was similar to the 6 μm device. Reducing the nepi's thickness from 0.4 μm to 0.34 μm, the threshold voltage was reduced to -9.42 V and -8.9 V for shallow n^- and extended n^+ , respectively. The distribution of the maximum potential below the gate's surface and the Y-coordinate of the maximum potential are shown in Fig. 4) for the state-of-the-art device (a, d), and for the extended n^+ devices with gate length of 3 μm (b, e) and 1 μm (c, f). It is evident that as V_g decreases, the depth of the "potential well" increases and the device becomes "turned-off", which is not seen for the 1 μm device (Fig. 4c) within 15 V.




Figure 4: (a-c) The value of the maximum potential below the gate and (d-f) their Y-coordinate location (or depth) for the selected devices (2, 7, and 9) listed in Table 2. The substrate potential is held at -25 V. The devices were simulated at 460 °C.

4 CONCLUSIONS

In this paper, we explored design strategies to optimize the lateral-gate-length of a 4H-SiC JFET operating at 500 °C using COMSOL multiphysics. We compared the turn-off characteristics of two fabrication strategies, nitrogen self-align and extended phosphorous with gate length decreasing from $6\text{ }\mu\text{m}$ to $1\text{ }\mu\text{m}$. The results show that the deeper and high concentration of phosphorous dopants lead to better turn-off response and provided a device with the gate reduced by 6X without compromising the turn-off performance when the gate is biased up to $V_g = -15$ V, while $V_s = -25$ V and $V_d = 20$ V.

ACKNOWLEDGMENTS

Computational work was performed at NASA Ames Research Center with financial support from the Center Innovation Fund (CIF), NASA Ames Research Center, while the experimental work was performed at NASA Glenn Research Center with funding from the NASA Science Mission Directorate under Long-Lived In-Situ Solar System Explorer (LLISSE).

REFERENCES

Arvanitopoulos, A., N. Lophitis, S. Perkins, K. N. Gyftakis, M. Belanche Guadas, & M. Antoniou (2017, aug). Physical parameterisation of 3C-Silicon Carbide (SiC) with scope to evaluate the suitability of the material for power diodes as an alternative to 4H-SiC. In *2017 IEEE 11th International*

Symposium on Diagnostics for Electrical Machines, Power Electronics and Drives (SDEMPED), pp. 565–571. IEEE.

Greulich-Weber, S. (1997). EPR and ENDOR Investigations of Shallow Impurities in SiC Polytypes. *physica status solidi (a)* 162(1), 95–151.

Habib, H., N. G. Wright, & A. B. Horsfall (2011, dec). Finite Element Simulation Model for High Temperature 4H-SiC Devices. *Advanced Materials Research* 413, 229–234.

Ivanov, I. G., A. Henry, & E. Janzén (2005, jun). Ionization energies of phosphorus and nitrogen donors and aluminum acceptors in 4H silicon carbide from the donor-acceptor pair emission. *Physical Review B* 71(24), 241201.

Malhan, R., Y. Takeuchi, M. Kataoka, A.-P. Mihaila, S. Rashid, F. Udrea, & G. Amaratunga (2006, jan). Normally-off trench JFET technology in 4H silicon carbide. *Microelectronic Engineering* 83(1), 107–111.

Neudeck, P., D. Spry, M. Krasowski, L. Chen, N. Prokop, L. Greer, & C. Chang (2020, dec). Progressing -190 °C to $+500$ °C Durable SiC JFET ICs From MSI to LSI. In *2020 IEEE International Electron Devices Meeting (IEDM)*, pp. 27.2.1–27.2.4.

Neudeck, P. G., L. Chen, R. D. Meredith, D. Lukco, D. J. Spry, L. M. Nakley, & G. W. Hunter (2019). Operational testing of 4h-sic jfet ics for 60 days directly exposed to venus surface atmospheric conditions. *IEEE Journal of the Electron Devices Society* 7, 100–110.

Neudeck, P. G., R. D. Meredith, L. Chen, D. J. Spry, L. M. Nakley, & G. W. Hunter (2016, dec). Prolonged silicon carbide integrated circuit operation in Venus surface atmospheric conditions. *AIP Advances* 6(12), 125119.

Neudeck, P. G., D. J. Spry, L. Chen, N. F. Prokop, & M. J. Krasowski (2017, aug). Demonstration of 4h-sic digital integrated circuits above 800 °C. *IEEE Electron Device Letters* 38(8), 1082–1085.

Schroder, D. K. (2005). Series resistance, channel length and width, and threshold voltage. In *Semiconductor Material and Device Characterization*. USA: John Wiley & Sons, Inc.