Recent Progress in Extreme Environment Durable SiC JFET-R Integrated Circuit Technology

Philip G. Neudeck¹, David J. Spry¹, Michael J. Krasowski¹, Carl W. Chang², José M. Gonzalez², Srihari Rajgopal¹, Norman F. Prokop¹, Lawrence C. Greer¹, Dorothy Lukco², Shamir Maldonado-Rivera¹, and Christina M. Adams¹

> ¹NASA Glenn Research Center ²HX5, LLC Cleveland, Ohio USA

2023 International Conference and Exhibition on High Temperature Electronics (HiTEC) Albuquerque, New Mexico USA April 18-20, 2023

PS-03876-0223

NASA Glenn Sic Electronics and Sensors Website: <u>https://go.nasa.gov/sic</u> NASA Glenn Sic JFET IC Technology Guide: <u>https://go.nasa.gov/jfetic</u> NASA Glenn Microsystems Fabrication Lab Website: <u>https://www1.grc.nasa.gov/facilities/microfab/</u>

Acknowledgement

This work was conducted by The NASA John H. Glenn Research Center in Cleveland, OH USA with funding from the NASA Science Mission Directorate under the High Operating Temperature Technology (HOTTech) and Long-Lived In-Situ Solar System Explorer (LLISSE) projects.

Ohio Aerospace Institute Liangyu Chen

HX5 Sierra (NASA Glenn) Kelley Moses Michelle Mrdenovich Arianna Miller Wentworth John

Jacobs Technology Frank Lam Tiffany Vanderwyst NASA Glenn Research Center Gary Hunter Andrew Trunek Robert Buttler Stephanie Booth Robert Okojie Diana Centeno-Gomez Michael Lienhard Jennifer Xu Tibor Kremic

High-T Electronics Benefits to NASA Missions

Intelligent Propulsion Systems



T > 450 °C sensors with electronics in key engine areas for realizing advanced concepts in distributed control and compressor/combustion instability detection and avoidance for improving engine performance

- Thrust to weight ratio
- Fuel efficiency & emissions

Power devices for aerospace electric propulsion and actuation

Venus Exploration Landers¹

60 d

PS-03876-0223

Venus surface: **460 °C** AND 92X Earth pressure AND chemically reactive gasses

Long duration landers require electronics that endure the Venus surface environment

The

¹ T. Kremic and G. W. Hunter, Bulletin of the American Astronomical Society, vol. 53, (2021)

<u>Outline</u>

"Learn by doing" development of 500 °C Durable SiC JFET-R Integrated Circuits

Unique durability foundation of NASA Glenn SiC JFET-R IC

- Unmatched 500 °C and Venus Durability (IC Gen. 10)
- Interconnect crack failure issue (IC Gen. 11 worse than IC Gen. 10)

Recent progress made since HiTEC 2021


- BEOL process development towards interconnect crack suppression
- IC Gen. 12 chip and circuit board designs
 - Venus lander electronics (digital and analog)
 - Simple microprocessor supporting robotic seeking operations

Planned next steps

- Oven-test BEOL test chips with packaging & circuit boards
- Finish IC Gen. 12 wafer fabrication based upon BEOL6 process
- Package and test IC Gen. 12 chips and circuit board demonstrations
- Tech transfer towards "ecosystem" of durable ICs manufacturing & infusion


National Aeronautics and Space Administration







IC Electronics Technology Chain

Chain that is taken for granted at conventional temperatures is far from trivial to expand to temperature extremes.





Basic Device & Circuit Approach^{1,2}




- Resistors made with same epi as JFET \rightarrow well-matched T dependence
- Layout ratio-based circuit design (not absolute component values)
- Negative threshold voltage $V_T \rightarrow$ negative signal voltages (roughly -1V to -10V logic)

PS-03876-0223

• Typical V_{DD} = +25 V, V_{SS} = -25V Chip backside is biased at V_{SS}


¹M. J. Krasowski, US Patent 7,688,117 (2010).

²P. G. Neudeck, et al., Proc. IMAPS High Temperature Electronics Conf., 2016, pp. 263-271.



¹Neudeck, Spry, Krasowski, Prokop, Chen, Materials Science Forum, vol. 963, pp. 813-817 (2019). ²Lauenstein et al. IEEE Radiation Effects Data Workshop (2019) <u>https://ntrs.nasa.gov/citations/20190031951</u>

500 °C Stable Two Levels Interconnect¹




IC processing and materials compatible with SiC power device tools & manufacturing

PS-03876-0223

- Close-proximity sputtering of TaSi₂ (21mm target to substrate spacing)
- LPCVD tetraethyl orthosilicate (TEOS) and Si₃N₄ layers deposited at 720 °C
- All interconnect completely buried/passivated beneath dielectric.

¹P. G. Neudeck, D. J. Spry, et al., 2018 IMAPS High Temperature Electronics Conf. pp. 71-78



IC Gen. 10 Primary Limitation

Sudden and unpredictable "open-circuit" failures occur due to dielectric crack formation^{1,2}.

- Unacceptable random failure risk for missions


Table I. 500 °C JFET IC Test Summary

Packaged IC Sample	r (mm)	500 °C Time	Test Status
RAM #1	13.4	63 days	Suspended
RAM #2	6.7	420 days	Running
Clock #1	24.2	19 days	Failed
Clock #2	15.3	437 days	Running
Clock #3A	12.4	403 days	Running
Clock #3B	12.4	403 days	Running
Clock #3C	13.4	87 days	Failed


Above table is the total oven-test data set for complicated Gen. 10 ICs.


 Much larger quantities of oven-tests needed to meet standard practices/statistics for aerospace-mission qualification of ICs.

¹D. J. Spry, et al., Proc. IMAPS High Temperature Electronics Conf., 2016, pp. 249-256. ²P. G. Neudeck, et al., Proc. IMAPS High Temperature Electronics Conf., 2018, pp. 71-78.





White arrows denote examples of <u>dielectric</u> <u>cracks and metal trace discoloration/oxidation</u> <u>are observed</u> in the oven-failed Clock #1 IC.





IC Gen. 11.2 – IC-Killing Metal 2 Crack¹






NASA Glenn SiC JFET-R Fabrication Process

Cross-sectional depiction following

Cross-sectional depiction of "Front End of Line" (FEOL) process




Back End Of Line (BEOL) Interconnect Process Experiments Post-COVID experimental work towards retiring JFET-R IC interconnect cracking issues

Phase 2: Experimental "test flights" of six different BEOL interconnect stack structures on SiC wafers

- Full interconnect trial fabrication run (from dummy SiC wafers through 500 °C oven-testing)
- Realistic SiC epilayers, mesas, ion implants, bond pads, and mask layouts found on IC Gen. 12
- Ascertain interconnect process of lowest <u>dielectric</u> crack density and highest electrical yield
- Deliver SiC <u>resistor</u> test chips of identical bond pad layout as IC Gen. 12 for verification of packaging, multi-chip boards, and high temperature testing (by NASA and external partners)

SE	BEOL1	BEOL2	BEOL3	BEOL4	BEOL5	BEOL6	×
	0.8 μm SiO ₂	0.8 μm SiO ₂	0.8 μm SiO ₂	0.8 μm SiO ₂	0.8 μm SiO ₂	0.8 µm SiO ₂	0.1 μm Si ₃ N ₄
and a	0.8 μm SiO ₂	0.8 μm SiO ₂	0.8 μm SiO ₂	0.8 µm SiO ₂	0.8 μm SiO ₂	0.8 μm SiO ₂	Č
	$0.7\mu mTaSi_2$	$0.7\mu mTaSi_2$	$0.7\mu mTaSi_2$	$0.7\mu mTaSi_2$	0.7 μm TaSi ₂	$0.7\mu m TaSi_2$	Metal2
-0	0.4 μm SiO ₂	0.4 μm SiO ₂	0.4 μm SiO ₂	0.4 μm SiO ₂	0.4 μm SiO ₂	0.4 μm SiO ₂	0.1 μm Si ₃ N ₄
	0.4 μm SiO ₂	$0.4 \mu m SiO_2$	0.4 μm SiO ₂	0.6 μm SiO ₂	0.6 µm SiO ₂	0.6 µm SiO ₂	
	0.7 μm TaSi ₂	0.7 μm TaSi ₂	0.7 μm TaSi ₂	0.7 μm TaSi ₂	0.7 μm TaSi ₂	0.7 μm TaSi ₂	Metal1
	0.4 μm SiO ₂	0.4 μm SiO ₂	0.4 μm SiO ₂	0.4 μm SiO ₂	0.4 μm SiO ₂	0.4 μm SiO ₂	0.1 μm Si ₃ N ₄
	0.4 μm SiO ₂	0.4 μm SiO ₂	$0.4\mu mSiO_2$	$0.6 \mu m SiO_2$	$0.6 \mu m SiO_2$	0.6 μm SiO ₂	
	SiC	SiC	SiC	SiC	SiC	SiC	
			Similar to NASA IC Gen.	Similar to NASA IC Gen			
			11.2	9, 10, 11.1			




IC Gen. 12 Front End Of Line (FEOL) Processing


Batch of six 100-mm diameter 4H-SiC wafers

- Wafer size and batch size increases compared to IC Gen. 11 wafer run (batch of four 75-mm diameter wafers).
- Custom 5-epilayer structure with tight control of n-type and p-type layers.
- Starting SiC epi-wafers procured from Cree/Wolfspeed (\$55K = \$9.23K/wafer).

"Front-end" processing (that forms SiC JFETs and SiC resistors on wafers) successfully outsourced and completed.

- SiC JFET-R front-end process flow already patent-protected, published, and well within basic SiC wafer foundry capabilities.
- Competitive \$281K procurement awarded to Alion/General Electric (GE) team Nov. 2019.
- Front-end processing (with 7 major processing steps and 4 mask levels) finished May 2020 despite COVID-19.





IC Gen. 12 Back End Of Line (BEOL) Processing Builds the chip interconnects, bond pads, and backside metal

BEOL Process Improvements for IC Gen. 12 (Critically important learning from the BEOL test run)

- 1. Dielectric cracks suppressed by insertion of three 0.1 μ m stoichiometric Si₃N₄ layers sandwiched between thicker SiO₂ layers.
- 2. TaSi₂ Metal1 and Metal2interconnect film stress halved by changed sputter deposition parameters¹.
- All dry C₄F₈/Ar Reactive Ion Etch process developed and debugged for higher-yield smaller-dimension IC Gen. 12 via etches.
- 4. Ti + TaSi₂ ohmic contact metal film thickness reduced for better liftoff pattern yield.

BEOL test run has greatly reduced the risk of major IC Gen. 12 interconnect fabrication failure.

¹D. Spry et al., to appear in Materials Science Forum (2023)


IC Gen. 12 Chipset Overview

50 Application Specific Integrate Circuit (ASIC) chip designs are being fabricated in IC Gen. 12

Including:

- Microprocessor dual-chip (assembly language)
- 8-bit analog to digital (serial output), digital to analog
- 2-kbit mask-programmed ROM, 248-bit RAM
- Venus lander control and analog-to-digital conversion
 - 4-channel 6-bit "Tech Demo"
 - 16-channel 8-bit "Exploration Mission"
 - Microseconds to hours clock/timer
- Venus imager array signal processing
- 12 customized analog sensor amps (op-amp based)
- Wind, pressure, temperature, gas, & battery
 Power JFET chips for paralleling in power module
 External customer Space Act Agreement chips
 - Makel Engineering (NASA/MEI designed chip)
 - Ozark IC (Ozark IC designed chip)
 - Draper Labs (Draper designed half-chip)


- Miscellaneous logic (gates, flip flops, multiplexors, tri-states), analog (op-amp), and process test chips




IC Gen 12 LLISSE-TD Chip Low-power simple state-machine control chip for Venus lander technology demonstration mission 2-nreser Chip after FEOL processing, ready for 53-CLOCK 6-JFET_ 8-JFET 47-JFET 5-AIN0 4-VSS SSV-0 49-VSS 51-VSS 4-GND 6-GND 5-VSS **BEOL** interconnect processing P1-ISOPAL 43-VSS ini din din bên dê. 42-VSS P2-VS 41-VDD P3-VE 40-AIN1 9-AIN2 P6-VD 38-AIN3 initi nititit 7-SERDATA P7-GI 11111 86-S0 P8-V num 5-51 unuini | nunui num P10-GI 4-VDD hin dhin ihin 33-VSS P11. nnn P12 2-GND num 54.4 P13-G 31-VDD numnamina main amin P14-VI BO-VSS P15-V 29-VSS P18-V\$ P28-GNE P19-PA P20-PAI P22-VS P24-SUPSTC P17-VS 21-VS P23-AOU P25-SUPSTC P26-M1M2STC P27-M1M2STC

LLISSE Tech Demo (TD) Control Demonstration Board

Accomplishes timing, control, and digitization for Venus lander technology demonstration mission






Microprocessor-Based Motor Control Demo Board

2-stepper-motor robot can follow line on floor using left, right, and front optical sensors

IC Gen 12 chip list & 2-sided circuit board

Line #	Designator	Comment	Quantity
1	48EdgeConnector	z48pinEdgeConnector_Simulat ion	1
2	U1	ICv12_C11_MicroSeq	1
3	U2	ICv12_C10_MicroReg	1
4	U3, U6	ICv12_C13AY_Quad 2-1 Mux	2
5	U4	ICv12_C13C_1:8 Mux	1
6	U5, U8	ICv12_C13BY D Flip Flop Bank	2
7	U7, U10	8:1 Mux with NAND	2
8	U9	ICv12_C1X_ROM_LINE_FOLL OWER	1



Portion of assembly program compiled & built into IC Gen. 12 chip


; Valentino Braitenberg vehicle program ; Robot follows a black tape on a shiny floor, or vice versa.


%ORG \$00 ;address of first line of code is \$00 %LEFT EQU \$00 ;source address of LEFT eye %RIGHT EQU \$01 ;source address of RIGHT eye %FRONT EQU \$02 ;source address of FRONT eye %RIGHTMOTOR EQU \$01 ;address of LEFTMOTOR stepper %LEFTMOTOR EQU \$02 ;address of RIGHTMOTOR stepper

;main program

Start: nxor RR,RR ;make a 1 ien RR ;also use it to enable inputs oen RR ;use it to enable outputs top: ldc_e RR,(FRONT) ;Read /FRONT eye skz ;lf result is 1 (no obstacle) then skip loopback and continue jmp top ;loopback

FORWARD: stoc_e (LEFTMOTOR),RR ;RR contains a 1 sto_e (RIGHTMOTOR),RR stoc_e (LEFTMOTOR),RR sto_e (RIGHTMOTOR),RR stoc_e (LEFTMOTOR),RR stoc_e (RIGHTMOTOR),RR stoc_e (LEFTMOTOR),RR stoc_e (RIGHTMOTOR),RR sto_e (RIGHTMOTOR),RR jmp top





PS-03876-0223

SiC power modules needed to switch each stepper motor phase on/off

Summary

"Learn by doing" development of 500 °C Durable SiC JFET-R Integrated Circuits

Unique durability foundation of NASA Glenn SiC JFET-R IC

- Unmatched 500 °C and Venus Durability (IC Gen. 10)
- Interconnect crack failure issue (IC Gen. 11 worse than IC Gen. 10)

Recent progress made since HiTEC 2021


- BEOL process development towards interconnect crack suppression
- IC Gen. 12 chip and circuit board designs
 - Venus lander electronics (digital and analog)
 - Simple microprocessor supporting robotic seeking operations


Planned next steps

- Oven-test BEOL test chips with packaging & circuit boards
- Finish IC Gen. 12 wafer fabrication based upon BEOL6 process
- Package and test IC Gen. 12 chips and circuit board demonstrations
- Tech transfer towards "ecosystem" of durable ICs manufacturing & infusion

National Aeronautics and Space Administration








NASA Glenn SiC Team Website: <u>https://go.nasa.gov/sic</u> NASA Glenn SiC JFET IC Technology Guide: <u>https://go.nasa.gov/jfetic</u> NASA Glenn Microsystems Fabrication Lab: <u>https://www1.grc.nasa.gov/facilities/microfab/</u>

www.nasa.gov

500 °C Stable Bond Pads and Packaging^{1,2}



PS-03876-0223

- "IrIS" bond pad metal stack anchored directly to SiC¹
- Pt thick-film traces, Au/Pt pads, Au die attach (600 °C), and Au ball bonding²

¹D. Spry & D. Lukco, J. Electronic Materials 41 p. 915 (2012) ²L. Chen, et al., Proc. 2016 IMAPS High Temperature Electronics Conf. pp. 66-72

Remaining IC Gen. 12 Process Flow

IC Gen. 12 interconnect fabrication steps presently remaining:

- 1. 1st dielectric layer (0.5 μ m SiO₂ / 0.1 μ m Si₃N₄ / 0.5 μ m SiO₂) deposition (by GE)
- 2. Via1 patterned etch through 1st dielectric layer
- 3. Ohmic contact deposition and liftoff (same mask as Via1 etch)
- 4. Metal1 TaSi₂ interconnect deposition and etch patterning
- 5. 2nd dielectric layer (0.5 μm SiO₂ / 0.1 μm Si₃N₄ / 0.5 μm SiO₂) deposition (by GE)
- 6. Via2 patterned etch through 2nd dielectric layer
- 7. Metal2 TaSi₂ interconnect deposition and etch patterning
- 8. 3rd dielectric layer (0.8 μm SiO₂ / 0.1 μm Si₃N₄ / 0.8 μm SiO₂) deposition (by GE)
- 9. Bond pad Via3 patterned etch through all three dielectric layers
- 10. Deposition and etch patterning of Venus-durable bond pad "IrIS" metal stack
- 11. Etch removal of all three dielectric layers from wafer backside
- 12. Shadow-mask pattern deposition of Venus-durable "IrIS" backside metal stack

PS-03876-0223


- 13. Deposition and liftoff patterning of gold wire bonding pad cap metal
- 14. 720 °C final wafer tube furnace anneal

Estimated completion date: Summer 2023

SiC IC Oven Testing Laboratory Upgrade (Phase 1)

Improved T ≥ 460 °C IC electrical testing statistics data needed for mission infusion


- PXI instrument chassis hardware and software setup for parallel-testing (future 32 ovens capacity)
- First 8 "Mark 1" next-generation small/compact test ovens constructed and installed
 - Rapid heating & cooling (for thermal cycling tests) and power-efficient




Packaged BEOL test chips will be 500 °C tested/cycled first, until IC Gen. 12 chips become available.

Mark 1 oven design and construction by Stephanie Booth and David Spy

	IC Gen. 12 Chip Documen	tat	io	<u>n</u>	
	(Example: LLISSE Clock Chip C3X)	HT Pkg	Chip	Terminal	
		Pin #	Pad #	Abbreviation	Signal Description
hip Name: C3X_CLOCKS_ULP	Chip datasheets:	10	1	U_S0	Input frequency division selection Bit0 for "U" Frequency Divider IC (-10V to 0V Log
his chip contains the following 5 independent integrated circuits (ICs):	chip uddafieets.		2	U_GND	0V Ground for "U" Frequency Divider IC
 21-Stage Ring Oscillator Clock (denoted with "S" pads). Selectable Frequency Divider/counter (denoted by "U" pads). 	- Functional descriptions		4	U_VDD	+25V Power for "U" Frequency Divider IC
 Selectable Frequency Divider/counter (denoted by "C" paus). Selectable Frequency Divider/counter (denoted by "L" pads). 	- i unctional descriptions		5	U_VSS	-25V Power for "U" Frequency Divider IC
 Start- and End-State 8-bit Counter (denoted by "N" pads). 	 Chip & high-T ceramic package pinouts 		8	-	0V Ground for "L" Frequency Divider IC
 5. D-Flip Flop (denoted by "D" pads). 			9	L_VSS	-25V Power for "L" Frequency Divider IC
pending upon how the ICs are interconnected at the package level, these 5 ICs provide "u			10	L_VDD	+25V Power for "L" Frequency Divider IC
power" base clock and control signals for running state machines (e.g., LLISSE). Each			11	L_nRESET	Input NOT RESET active low reset for "L" Frequency Divider IC (-10V to 0V Logic)
ependent IC functions using logic signals near -10V for logic 0/low, 0V for logic 1/high,	nd Clark (1) L	14	12	L_nCLK	Input clock signal to be divided by "L" Frequency Divider IC (-10V to 0V Logic)
h IC is independently powered using VDD near +25V, VSS near -25V, and GND pads.	 Schematic/block diagrams 	15	13	L_S1	Input frequency division selection Bit1 for "L" Frequency Divider IC (-10V to 0V Log
		16	14	L_OUT	Ouput frequency divided clock signal from "L" Frequency Divider IC (-10V to 0V Lo
X CLOCKS ULP Chip Bond Pad Map (56-Pad Frame):	SPICE models	19	15	L_SO	Input frequency division selection Bit0 for "L" Frequency Divider IC (-10V to 0V Lo
	the state	39	16	_	0V Ground for "L" Frequency Divider IC
S1 NOR VDD NOR VSS NOR VDD NOR	L ~	- 38	18	L_VDD	-25V Power for "L" Frequency Divider IC
	nQ<65 nRESE nCLK NAND2 GND OUT	42 39	19	L_VSS D_GND	+25V Power for "L" Frequency Divider IC
2 2 2 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	nQ<65 nQ<75 nCLK NAND GND OUT		25	_	0V Ground for D Flip Flop IC
P1-U St 🔵 🔘 🔘 🔘 🔘 🔘 🔘 🔘 🔘 🔘 🔘 🔘 🔘 🔘	32-N_n 31-N_n 30-N_n 28-N_2 26-S_V 26-S_V	22 23	26 27	D_QOUT D_DIN	Output Q for D Flip Flop IC (-10V to 0V Logic) Input D for D Flip Flop IC (-10V to 0V Logic)
		23	27	D_DIN D_CLK	Input clock for D Flip Flop IC (-10V to 0V Logic)
	_nQ<0>1 24D_CLK		20 29	D VSS	-25V Power for D Flip Flop IC (-10V to 0V Logic)
P3-ISOPAL			30	D VDD	+25V Power for D Flip Flop IC (-10V to 0V Logic)
			31	S OUT	Output for "S" Ring Oscillator Clock IC (-10V to 0V Logic)
			32	s vss	-25V Power for "S" Ring Oscillator Clock IC
	23-D_DIN	42	33	S VDD	+25V Power for "S" Ring Oscillator Clock IC
P6-R100 1 🕒 👔 😨 😨 🕱 🖉 🖓 🖉 🖓 👘 🖓 👘 38-N G	N_nQ<1>-33	27	34	S GND	0V Ground for "S" Ring Osillator Clock IC
	nQ<4>-3 - 22-D_QOUT	28	35	_	Output of 8-input NAND for "N" 8-bit Counter IC (-10V to 0V Logic), high at count:
	N_nQ<3>-34 43	38	36	N VDD	+25V Power for "N" 8-bit Counter IC
P8-L_GNI PB6-N_V N	NOR8-4 ^{IN_nQ<2>-40 determined in the second}	42	37	N VSS	-25V Power for "N" 8-bit Counter IC
	U_GND-35 44 20	39	38		0V Ground for "N" 8-bit Counter IC
	U VDD-41	29	39	N nCLK	Input clock for "N" 8-bit Counter IC (-10V to 0V Logic)
	U_nRESET-36	30	40	N nRESET	Input NOT RESET active low reset for "N" 8-bit Counter IC (-10V to 0V Logic)
211-L nRESET	_nCLK-6 19-L_S0	31	41	 N_nQ<7>	Output NOT Bit7 for "N" 8-bit Counter IC (-10V to 0V Logic)
		32	42		Output NOT Bit6 for "N" 8-bit Counter IC (-10V to 0V Logic)
		1	43	N_nQ<0>	Output NOT Bit0 for "N" 8-bit Counter IC (-10V to 0V Logic)
P13-L_S1	U_OUT-8	2	44	N_nQ<5>	Output NOT Bit5 for "N" 8-bit Counter IC (-10V to 0V Logic)
P14-L OUT C P30-D V		33	45	N_nQ<1>	Output NOT Bit1 for "N" 8-bit Counter IC (-10V to 0V Logic)
		3	46		Output NOT Bit4 for "N" 8-bit Counter IC (-10V to 0V Logic)
^{₽15-} L_S NO 및 및 및 및 및 및 및 및 및 및 및 및 및 및 및 및 Q (0 ,29-D_V	0 0 11 12 13 13 0 0	34	47		Output NOT Bit3 for "N" 8-bit Counter IC (-10V to 0V Logic)
P16-L_GNU P16-L_GNU P18-L_VDS P18-L_VDS P18-L_VDS P29-L_VDS P23-PAL P23-PAL P23-PAL P23-PAL P23-PAL P23-PAL P23-PAL P23-DAL		40	48		Output NOT Bit2 for "N" 8-bit Counter IC (-10V to 0V Logic)
+ P16-L_GN P17-IS02P P17-IS02P P18-L_VT P18-L_VT P19-L_VT P21-JET_ P21-JET_ P23-PD_CN P26-D_C01 P26-D_C01 P28-D_C1		4	49		Output of 8-input NOR for "N" 8-bit counter IC (-10V to 0V Logic), high at count=0
P11 22-1-1-22 22-12-22 22-22-22 22-22-22 22-22-22 22-22-22	"' 나 나 나 나 나 나 나 나 나 나 나 나 나 나 나 나 나 나 나	35	50	-	0V Ground for "U" Frequency Divider IC
	<u> </u>	5	51	U_VSS	-25V Power for "U" Frequency Divider IC
		41	52	U_VDD	+25V Power for "U" Frequency Divider IC
and the second		36	53	U_nRESET	Input NOT RESET active low reset for "U" Frequency Divider IC (-10V to 0V Logic)
			54	U nCLK	Input clock signal to be divided by "U" Frequency Divider IC (-10V to 0V Logic)
FOR N	ASA ITAST USE ONLY	6	55	U S1	Input frequency division selection Bit1 for "U" Frequency Divider IC (-10V to 0V Logic)





(a) In Earth air, the crack allows the top surface of the TaSi₂ film to oxidize which exacerbates metal failure.

(b) In Venus surface environment, the crack reaches the top of the $TaSi_2$ but does not propagate through the $TaSi_2$ and there is no observable evidence of $TaSi_2$ film oxidation.

PS-03876-0223

*D. Spry et al., Mat. Sci. Forum vol. 924 pp. 949-952 (2018)