

# Venus Surface Environmental Chamber Test of SiC JFET-R Multi-Chip Circuit Board

Philip G. Neudeck<sup>1</sup>, Liangyu Chen<sup>2</sup>, Lawrence C. Greer<sup>1</sup>, David J. Spry<sup>1</sup>, Norman F. Prokop<sup>1</sup>, Dorothy Lukco<sup>3</sup>, Michael J. Krasowski<sup>1</sup>, and Gary W. Hunter<sup>1</sup>


<sup>1</sup>NASA Glenn Research Center, <sup>2</sup>Ohio Aerospace Institute, <sup>3</sup>HX5 LLC, 21000 Brookpark Rd. MS 77-1, Cleveland, OH 44135 USA

**Abstract.** This poster describes a first attempt to demonstrate a multi-chip prototype lander control and sensor signal digitization electronics circuit board comprised of ten NASA Glenn IC Generation 11 SiC JFET-R IC chips in 460 °C, 9.4 MPa harsh Venus surface conditions. The lander circuit ceased electrical operation prematurely at 107 °C as the Venus chamber heated up. Optical and SEM post-test inspections indicate fatal dielectric cracks occurred on only one of the ten SiC chips.

**Motivation:** Long-mission Venus surface landers NOT FEASIBLE without electronics durable in 460 °C, 9.4 MPa caustic environment (Fig. 1) [1,2].

**Prior Work:** NASA Glenn demonstration of *individual* semiconductor integrated circuit (IC) chips in Venus environment chamber 60 days (Fig. 2) [2].


- SiC Junction Field Effect Transistor – Resistor (JFET-R) IC Gen. 10 chips
- SINGLE CHIP demonstration of clock ICs (< 200 transistors/chip)




**Goal of This Work:** First demonstration of a *multi-chip circuit board* (i.e., lander subsystem) in NASA Glenn Venus environment chamber.

## Circuit Board Design and Construction

Function: Analog-to-digital conversion (ADC) of multiple sensor voltages into sequence serial data



**Fig. 3.** Functional block diagram of the prototype IC Gen. 11 multi-chip Venus lander subsystem circuit board that was constructed and tested. As part of a Venus lander mission this board would digitize multiple analog sensor signals and ping the corresponding digital bitstream to a transmitter.



**Fig. 4.** 11.5 cm x 11.5 cm circuit board before (left & middle) and after (right) Venus chamber test.


Ceramic circuit board with four interconnect layers and 10 SiC chips (in 9 ceramic packages)

- Circuit board and chip packages commercially manufactured to NASA design specifications
- Empty chip packages & jumpers attached to circuit board PRIOR to chip die-attach into packages
- Chip die attach process exposes chips to 2-3 hours at 600 °C anneal in air.
- Final step in packaging flow is manual gold wire (ball) bonding to connect chips to packages

See Ref. [5] for additional chip packaging materials and processing details.

## References

- [1] T. Kremic and G. Hunter, Bulletin of AAS 53 (2021) <https://doi.org/10.3847/25c2feb.cb6775e1>
- [2] P. Neudeck et al., IEEE J. Electron Devices Soc. 7 (2019) 100 <https://www1.gsc.nasa.gov/space/geer/>
- [3] D. Spry, et al., Mat. Sci. Forum 1004 (2020) 1148
- [4] L. Chen et al., 2022 IMAPS Int. High Temperature Electronics Network (HiTEN 2022) <https://ntrs.nasa.gov/citations/20220010638>
- [5] D. Spry et al., presented at 2016 IMAPS Int. High Temperature Electronics Conf. (HiTEC 2016) <https://ntrs.nasa.gov/citations/20170001674>
- [6] P. Neudeck et al., Proc. 2018 IMAPS Int. High Temperature Electronics Conf. (HiTEC 2018) <https://ntrs.nasa.gov/citations/20180003391>




**Fig. 5.** IC Gen. 11 multi-chip circuit board mounted and ready for testing inside the Venus environmental chamber. An IC Gen. 10 memory chip that successfully operated throughout the 11-day test is seen nearby.

**Acknowledgements:** This work was conducted by The NASA John H. Glenn Research Center in Cleveland, OH USA with funding from the NASA Science Mission Directorate NASA Aeronautics Research Mission Directorate. The authors are grateful to K. Philips, D. Gerges, M. Sprouse, C. Motil, I. Henry, J. Rymut, N. Funk, C. Chang, J. Gonzalez, K. Moses, A. Miller, M. Mrdenovich, S. Rajgopal, A. Trunek, S. Booth, F. Lam, G. Beheim, R. Buttler, R. Okojie, T. Kremic, M. Lienhard and D. Centeno-Gomez for their assistance at NASA Glenn Research Center. The authors also appreciate the assistance of J. Piggot at the Swagelok Center for Surface Analysis of Materials at Case Western Reserve University for assistance with cross-sectional SEM.

## Venus Chamber Electrical Test Results

Board electrically FAILED as Venus chamber was heated up past 107 °C




**Fig. 6.** Circuit output signals measured with board inside Venus chamber (left) just prior to failure at at 107 °C and (right) after failure. The measured diagnostic signal of the bottom left trace is a repeating ramp staircase generated by counter IC driving a diagnostic output DAC. The top left trace shows the start of serial data output as operating mode transitioned from collect mode to transmit mode.


## Post-Test Microscopic Failure Analysis

**Dielectric crack and metal discoloration were evidenced on only 2 of the 10 SiC chip surfaces.**

- Appearance (Fig. 7) consistent with prior SiC JFET-R IC failure mechanism studies in [6,7].
- Crack enables oxidation, swelling of underlying TaSi<sub>2</sub> causing rapid lateral crack expansion.
- Location in circuit-critical regions consistent with observed electronic circuit failure mode.
- No evidence of package, circuit board, wire bond, or die-attach failure detected.



**Fig. 7.** Optical microscope photos of the same circuit-critical chip region before packaging (left) and after packaged Venus chamber testing (right). The crack network passes through electrically critical circuit regions including a major power supply bus and Digital to Analog (DAC) subcircuit on the chip denoted by the yellow box annotation in Fig. 4 that failed.



**Fig. 8.** Field Emission Scanning Electron Microscope (FE-SEM) images of dielectric hillock defects that corresponded to most of the dielectric cracks found on the failed chip. (a) Top view under imaging conditions highlighting residual metal leftover from the bond pad etch. (b) Cross-sectional image of hillock defect structure and prevalence of residual surrounding bond pad metal. (c) Energy dispersive X-ray spectroscopic oxygen elemental map of part (b) defect resolving top two oxide layers suggesting defect originated near start of SiO<sub>2</sub> 3 layer deposition.

**Most dielectric cracks on the failed chip correlated with “dielectric hillock” defects.**

- Hillocks (Fig. 7) were few micrometers in height and formed during deposition of 3<sup>rd</sup> SiO<sub>2</sub> layer.
- **Suspected root cause: SiO<sub>2</sub> 3 deposition onto localized Metal2 photoresist etch mask remnants.**
- Dielectric topography also caused incomplete removal of metal during bond pad patterning etch.
- Local stress from larger thermal coefficient of expansion mismatch of bond pad metal stack.
- Hypothesis: Majority of cracking/discoloration occurred during 600 °C die attach air anneal.
- Circuit failed too early during test for cracks to have initiated in Venus chamber.

**Mitigations for IC Gen. 12 fabrication:**

- **Revise metal patterning etch processing to eliminate photoresist residue.**
- **Increase bond pad patterning over-etch to eliminate metal residue at texture.**

## Concluding Summary

- **IC Gen. 11 multi-chip circuit built & Venus chamber tested.**
- **Failure of single SiC chip, initiated at Metal2 etch step.**
- **Revised metal etch processing is key to IC Gen. 12 success.**

**Notice for Copyrighted Information:** This manuscript is a joint work of employees of the National Aeronautics and Space Administration and employees of Ohio Aerospace Institute and HX5, LLC under contracts NNC15BA02B and 80GRC020D0003 with the National Aeronautics and Space Administration. The United States Government may prepare derivative works, publish, or reproduce this manuscript and allow others to do so. Any publisher accepting this manuscript for publication acknowledges that the United States Government retains a non-exclusive, irrevocable, worldwide license to prepare derivative works, publish, or reproduce the published form of this manuscript, or allow others to do so, for United States government purposes.