TO: KSI/Scientific & Technical Information Division
Attention: Miss Winnie M. Morgan

FROM: GP/Office of Assistant General Counsel for Patent Matters

SUBJECT: Announcement of NASA-Owned U.S. Patents in STAR

In accordance with the procedures agreed upon by Code GP and Code KSI, the attached NASA-owned U.S. Patent is being forwarded for abstracting and announcement in NASA STAR.

The following information is provided:

U.S. Patent No.: 3,778,685

Government or Corporate Employee: Government

Supplementary Corporate Source (if applicable): 

NASA Patent Case No.: MFS-27374-1

NOTE - If this patent covers an invention made by a corporate employee of a NASA Contractor, the following is applicable:

Yes [ ] No [X]

Pursuant to Section 305(a) of the National Aeronautics and Space Act, the name of the Administrator of NASA appears on the first page of the patent; however, the name of the actual inventor (author) appears at the heading of column No. 1 of the Specification, following the words "... with respect to an invention of ..."

Elizabeth A. Carter
Enclosure
Copy of Patent cited above
INTEGRATED CIRCUIT PACKAGE WITH LEAD STRUCTURE AND METHOD OF PREPARING THE SAME

Inventor: Bobby W. Kennedy, Arab, Ala.
Assignee: The United States of America as represented by the National Aeronautics and Space Administration, Washington, D.C.

Filed: Mar. 27, 1972
Appl. No.: 238,047

References Cited

UNITED STATES PATENTS
3,440,027 4/1969 Hugle........................... 317/234
3,441,813 4/1969 Takatsu et al.................. 317/234

ABSTRACT

A beam-lead integrated circuit package assembly including a beam-lead integrated circuit chip, a lead frame array bonded to projecting fingers of the chip, a rubber potting compound disposed around the chip and an encapsulating molded plastic. The lead frame array is prepared by photographic printing of a lead pattern on a base metal sheet, selectively etching to remove metal between leads and plating with gold. Joining of the chip to the lead frame array is carried out by thermocompression bonding of mating gold-plated surfaces. A small amount of silicone rubber is then applied to cover the chip and bonded joints, and the package is encapsulated with epoxy resin, applied by molding.

6 Claims, 4 Drawing Figures
INTEGRATED CIRCUIT PACKAGE WITH LEAD STRUCTURE AND METHOD OF PREPARING THE SAME

ORIGIN OF THE INVENTION

The invention described herein was made by an employee of the United States Government and is not subject to any royalty agreements under any patent for which a royalty fee has been paid to the United States Government. The Government has certain rights in this invention.

BACKGROUND OF THE INVENTION

This invention relates to integrated circuits and more particularly to packaging of integrated circuit chips.

Integrated circuit technology has been developed in recent years to the extent that reliable, high-density circuits can be produced at a low cost. The major limitation on circuit or system size, as well as the major element of overall cost, has become the circuit package. Integrated circuit packages normally require a large number of conductive leads connected to pads or contact points on the circuit chip and a protective insulating cover. Various materials and processing techniques have been used for packaging of integrated circuit chips, but the previous approaches have generally included one or more disadvantageous features. One approach employed prefabricated metal-plastic or ceramic packages in which the chips were mounted, with small-diameter wire leads being joined to the chip and the package header by soldering. The required soldering operation is tedious and time-consuming, and solder particles can serve as a source of contamination. Other packages have been based on the use of a glass or ceramic substrate for supporting a thin film lead structure, the substrate being inverted for joining of leads to the chip. Visual inspection of lead-to-chip bonds is precluded by the presence of a substrate in this type of package, and an additional soldering or bonding step is required for connection to external leads. Still another approach has utilized a stamped-metal frame to which terminal points on the chip are joined by ultrasonic bonding. The attainable lead density in such package is limited because of the stamping or die-cutting operation. An improved integrated circuit package is needed to avoid the disadvantages of these approaches and to meet other requirements, in particular, a high-quality bond between the chip contact points and the package leads, a capability for service at higher temperatures than are attainable with soldered joints and a simple, economically feasible fabrication process.

SUMMARY OF THE INVENTION

In the present invention an integrated circuit package assembly is made up of a beam-lead integrated circuit chip joined directly to a lead frame array by thermocompression bonding of mating gold-plated surfaces, with the chip and joint area being covered by a rubbery potting compound and encapsulated in molded plastic. The lead frame array is formed by photographically printing on a base metal sheet a pattern having inward extending lead ends corresponding to the spacing of contact points on the chip, etching to remove metal between leads and plating with gold. After bonding the lead array to the chip, the package is completed by application of a potting compound and a molded outer cover of a plastic such as an epoxy resin. Integrated circuit packages embodying the invention are readily fabricated in a simple, low cost process, and the quality attained is high owing to the favorable characteristics of the gold-to-gold thermocompression bond and avoidance of using wire leads, ceramic substrate and soldering steps. The etched lead array enables a high lead density, and effective hermetic sealing is realized by means of the rubber and molded plastic cover.

It is therefore an object of this invention to provide an integrated circuit package assembly for beam-lead integrated circuit chips.

Another object is to provide an integrated circuit package assembly having high-quality, unsoldered connections between the circuit chip and external leads.

Still another object is to provide an integrated circuit package assembly that can be fabricated easily at low cost.

Yet another object is to provide a method of preparing integrated circuit package assemblies.

Other objects and advantages of the invention will be apparent from the following detailed description and the appended claims.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is an enlarged top plan view of a partially completed integrated circuit package assembly embodying the invention;

FIG. 2 is an enlarged sectional view, taken in the thickness direction, of a completed assembly;

FIG. 3 is a greatly enlarged isometric view, partly in section, of a portion of a beam lead integrated chip; and

FIG. 4 is a perspective view of apparatus for automatically bonding integrated circuit chips to lead frame arrays.

DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring to Figs. 1 and 2 of the drawings, there is shown an integrated circuit package assembly 10 made up of a lead frame array 11, a beam-lead integrated circuit chip 12, a rubbery potting compound 13 disposed around the chip and an outer molded plastic cover 14. The lead frame array 11 has a plurality of spaced-apart, gold-plated conductive leads 15 extending inwardly from a peripheral support frame 16 and converging closer together at their junctures with contact points 17 on the integrated circuit chip 12. The chip is disposed in the center of the space enclosed by support frame 16 and substantially coplanar with frame 16 and leads 15.

FIG. 3 shows a beam-lead integrated circuit chip of the type to which the invention is especially applicable. The chip 12 has a silicon wafer base 18, within the upper surface of which a plurality of MOS junction devices 19 are provided, the junction devices having been formed by gate-growth techniques. The junction devices are joined through thin layers of various materials to a network of gold leads 20 having projecting fingers or beams 21 of increased thickness extending outward past the edge of the chip. The upper surfaces 17 of projecting beams serve as contact points for connection of the chip to leads 15 of lead frame array 11. Between the network of gold leads 20 and the junction device 19 are interposed a layer 22 of palladium silicide, a layer 23 of titanium, and a barrier layer 24 of palladium. The remainder of the upper surface of the chip is covered
With a layer 25 of silicon dioxide and a passivating layer 26 of silicon nitride. Beam-lead integrated circuit chips of this type can be prepared by previously developed techniques.

As shown in FIG. 2, the projecting beams 21 of chip 12 have their surfaces 17 joined directly to leads 15 of lead frame array 11 by means of thermocompression bonding. Lead frame 11 is made of a base-metal, preferably Kovar, plated with a thin layer of gold. Minimum contact resistance is characteristic of the gold-to-gold bond, and the problems of contamination and decreased service temperature encountered with solder joints are avoided. The chip and bonded lead surfaces are encased in a rubbery potting compound 13, which is preferably a high purity, space-grade silicone rubber. This material insulates and protects the chip and bonded lead areas, and its compressibility allows for shrinkage of the outer plastic cover without damage to the chip. The molded cover 14 hermetically seals and encases the potted chip so that only leads 15 extend outward. The cover material is selected to provide a high thermal conductivity and a low coefficient of thermal expansion, consistent with a capability for being molded and other favorable properties. Although other plastic resins can be used, epoxy resins are preferred.

In preparation of the integrated circuit package, the lead frame is first formed by printing the desired pattern on a base metal sheet and selectively etching away the metal between leads. Best results are obtained by using a Kovar alloy (typical composition in weight percent: Cr, 5.75; Ni, 42.5; Si, 0.25; Mn, 0.50; C, 0.1; balance, iron) sheet about 5 mils thick. In a preferred procedure, the lead pattern artwork is laid out on a pattern controlled so as to move downward upon advancement of each successive chip and lead frame array to aligned position at the intersection of the tapes.

While the invention is described above will respect to a particular embodiment, it is to be understood that various changes and modifications may be made by one skilled in the art without departing from the invention.

I claim:

1. An integrated circuit package comprising:
   a. an integrated circuit chip having a semiconductor body and a plurality of spaced-apart precious metal fingers deposited on said body and extending outward slightly from the periphery of the body, flat surfaces of said fingers forming a coplanar array of elevated contact surfaces;
   b. an array of spaced-apart, gold-plated sheet metal leads of substantially uniform thickness formed by printing a lead pattern on a base metal sheet, selectively etching away the metal between leads and plating with gold;
   c. each of said leads having one end thereof joined directly to one of said contact surfaces by thermo-compression bonding;
   d. a rubbery potting compound encasing said chip and the bonded end portions of said leads; and
   e. a molded plastic cover enclosing the encapsulated chip, said leads extending through said cover and being adapted to mate with external electrical connectors.

2. The assembly of claim 1 wherein said rubbery potting compound is a silicone polymer.
3,778,685

3. The assembly of claim 2 wherein said molded plastic is an epoxy resin.
4. The assembly of claim 3 wherein said base metal sheet is a Kovar alloy.
5. The assembly of claim 4 wherein said base metal sheet is about 5 mils thick.
6. The assembly of claim 5 wherein the gold plating on said base metal sheet is about 5 microns thick.