FINAL REPORT

for

PLATED WIRE MEMORY SUBSYSTEM

October 1972 - February 1974

Contract No.: NAS5-23163

PRICES SUBJECT TO CHANGE

Prepared by

Motorola Inc.
Government Electronics Div.
Scottsdale, Arizona

for

Goddard Space Flight Center
Greenbelt, Maryland
NOTICE

THIS DOCUMENT HAS BEEN REPRODUCED FROM THE BEST COPY FURNISHED US BY THE SPONSORING AGENCY. ALTHOUGH IT IS RECOGNIZED THAT CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED IN THE INTEREST OF MAKING AVAILABLE AS MUCH INFORMATION AS POSSIBLE.
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Paragraph</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>SECTION 1</td>
<td></td>
</tr>
<tr>
<td>1.</td>
<td>INTRODUCTION AND OVERALL PROGRAM SUMMARY</td>
<td></td>
</tr>
<tr>
<td>1.1</td>
<td>Program Summary</td>
<td>1</td>
</tr>
<tr>
<td>1.2</td>
<td>Results Attained</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SECTION 2</td>
<td></td>
</tr>
<tr>
<td>2.</td>
<td>HISTORICAL PROGRAM SUMMARY</td>
<td></td>
</tr>
<tr>
<td>2.1</td>
<td>PROGRAM HISTORY</td>
<td>4</td>
</tr>
<tr>
<td>2.2</td>
<td>Serial Number 101</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>SECTION 3</td>
<td></td>
</tr>
<tr>
<td>3.</td>
<td>TECHNICAL DESCRIPTION</td>
<td></td>
</tr>
<tr>
<td>3.1</td>
<td>System Configuration</td>
<td>6</td>
</tr>
<tr>
<td>3.2</td>
<td>Electrical Interface</td>
<td>6</td>
</tr>
<tr>
<td>3.2.1</td>
<td>Power Source Requirements</td>
<td>13</td>
</tr>
<tr>
<td>3.2.2</td>
<td>Thermistor Characteristics</td>
<td>13</td>
</tr>
<tr>
<td>3.3</td>
<td>Functional Description</td>
<td>15</td>
</tr>
<tr>
<td>3.3.1</td>
<td>Memory Organization</td>
<td>15</td>
</tr>
<tr>
<td>3.3.2</td>
<td>Word-Line Selection and Drive</td>
<td>15</td>
</tr>
<tr>
<td>3.3.3</td>
<td>Control and Sequencing</td>
<td>19</td>
</tr>
<tr>
<td>3.3.4</td>
<td>Write Operation</td>
<td>21</td>
</tr>
<tr>
<td>3.3.5</td>
<td>Read Operation</td>
<td>22</td>
</tr>
<tr>
<td>3.4</td>
<td>Electrical Parts</td>
<td>22</td>
</tr>
<tr>
<td>3.4.1</td>
<td>Logic Circuits</td>
<td>23</td>
</tr>
<tr>
<td>3.4.2</td>
<td>Discrete Parts</td>
<td>23</td>
</tr>
<tr>
<td>3.4.3</td>
<td>Transformer</td>
<td>24</td>
</tr>
<tr>
<td>3.4.4</td>
<td>Hybrid Circuits</td>
<td>24</td>
</tr>
<tr>
<td>3.5</td>
<td>Mechanical Design</td>
<td>29</td>
</tr>
<tr>
<td>3.5.1</td>
<td>Stack Design</td>
<td>29</td>
</tr>
<tr>
<td>3.5.2</td>
<td>System Packaging</td>
<td>33</td>
</tr>
<tr>
<td>3.5.3</td>
<td>Materials</td>
<td>34</td>
</tr>
<tr>
<td>Paragraph</td>
<td>Title</td>
<td>Page</td>
</tr>
<tr>
<td>-----------</td>
<td>--------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>4.0</td>
<td>GENERAL</td>
<td>36</td>
</tr>
<tr>
<td>4.1</td>
<td>System Level Testing</td>
<td>36</td>
</tr>
<tr>
<td>4.2</td>
<td>Memory Stack Testing</td>
<td>36</td>
</tr>
<tr>
<td>4.3</td>
<td>Hybrid Circuit Screening</td>
<td>37</td>
</tr>
<tr>
<td></td>
<td>APPENDIX I ACCEPTANCE TEST PROCEDURES</td>
<td></td>
</tr>
<tr>
<td></td>
<td>APPENDIX II STACK TEST PROCEDURE</td>
<td></td>
</tr>
<tr>
<td>Figure</td>
<td>Title</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>----------------------------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>1</td>
<td>4K x 18 Bit Plated Wire Memory System</td>
<td>7</td>
</tr>
<tr>
<td>2</td>
<td>4K x 18 Bit Plated Wire Memory System Stack</td>
<td>8</td>
</tr>
<tr>
<td>3</td>
<td>Memory System Electrical Interface</td>
<td>9</td>
</tr>
<tr>
<td>4</td>
<td>Overall Functional Block Diagram</td>
<td>16</td>
</tr>
<tr>
<td>5</td>
<td>Simplified Memory Drive and Sense Diagram</td>
<td>17</td>
</tr>
<tr>
<td>6</td>
<td>Word-Line Selection Matrix</td>
<td>18</td>
</tr>
<tr>
<td>7</td>
<td>Sequencer, Logic Diagram</td>
<td>20</td>
</tr>
<tr>
<td>8</td>
<td>System Timing, Write Operation</td>
<td>21</td>
</tr>
<tr>
<td>9</td>
<td>System Timing, Read Operation</td>
<td>23</td>
</tr>
<tr>
<td>10</td>
<td>Delay Circuit, Functional Diagram</td>
<td>25</td>
</tr>
<tr>
<td>11</td>
<td>Word Current Generator, Functional Diagram</td>
<td>25</td>
</tr>
<tr>
<td>12</td>
<td>Custom Package and Layout</td>
<td>26</td>
</tr>
<tr>
<td>13</td>
<td>Word Line Selection Matrix, Functional Diagram</td>
<td>27</td>
</tr>
<tr>
<td>14</td>
<td>Four-Channel Sense Amplifier, Functional Diagram</td>
<td>28</td>
</tr>
<tr>
<td>15</td>
<td>Digit Driver, Functional Diagram</td>
<td>30</td>
</tr>
<tr>
<td>16</td>
<td>Power Switch +5V/-5V</td>
<td>31</td>
</tr>
<tr>
<td>17</td>
<td>Power Switch +5V/+5V</td>
<td>31</td>
</tr>
<tr>
<td>18</td>
<td>Tunnel Structure Construction</td>
<td>33</td>
</tr>
<tr>
<td>19</td>
<td>Memory Plane Construction</td>
<td>33</td>
</tr>
</tbody>
</table>
SECTION 1

INTRODUCTION AND OVERALL PROGRAM SUMMARY

1. INTRODUCTION

This Final Engineering Report documents the overall activity and history of the work performed by Motorola, Inc., Government Electronics Division, Scottsdale, Arizona for the Goddard Space Flight Center, Greenbelt, Maryland, under NASA Contract No. NAS5-23163. The report is submitted in accordance with the requirements of Specifications S-562-P-24 (Rev. 2) and covers the period from October 1972 to February 1974.

1.1 PROGRAM SUMMARY

The work performed under the subject contract entailed the construction and testing of a 4096 word by 18 bit random access, NDRO Plated Wire Memory for use in conjunction with a Spacecraft Input/Output Unit and Central Processing Unit.

The primary design parameters, in order of importance, were high reliability, low power, volume and weight. Two memory units, Serial No. 101 and 102, were delivered.

1.2 RESULTS ATTAINED

The memory units were subjected to comprehensive functional and environmental testing at the end-item level to verify conformance with the specified requirements. Contract modifications were necessary in some areas, either to relax the requirements or to redefine noncritical parameters. All such modifications were relatively insignificant, with the possible exception of system weight and operating power consumption.

A comparison of the memory units most significant physical and performance characteristics versus the specified requirements is shown in Table I.
Table I. Memory Performance Vs. Specified Requirements

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Contract Reference</th>
<th>Specified</th>
<th>Measured</th>
</tr>
</thead>
<tbody>
<tr>
<td>Volume</td>
<td>S-562-P-24 (Rev. 2)</td>
<td>160 in³</td>
<td>159.45 in³</td>
</tr>
<tr>
<td>Weight</td>
<td>Mod. 3 (7-24-73)</td>
<td>6 lbs</td>
<td>6.25 lbs.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>6.5 lbs</td>
<td></td>
</tr>
<tr>
<td>Power (Operate)</td>
<td>S-562-P-24 (Rev. 2)</td>
<td>6 watts</td>
<td>6.68 watts (102)</td>
</tr>
<tr>
<td></td>
<td>Mod. 3 (7-24-73)</td>
<td>7 watts</td>
<td>6.29 watts (101)</td>
</tr>
<tr>
<td>Power (Standby)</td>
<td>S-562-P-24 (Rev. 2)</td>
<td>170 milliwatts</td>
<td>130.8 mW (102)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>127.6 mW (101)</td>
</tr>
<tr>
<td>Voltage Tolerance</td>
<td>S-562-P-24 (Rev. 2)</td>
<td>±5% on all</td>
<td>±5% on all</td>
</tr>
<tr>
<td>Operating Rate</td>
<td>S-562-P-24 (Rev. 2)</td>
<td>500 kHz</td>
<td>&gt;600 kHz</td>
</tr>
<tr>
<td></td>
<td>Mod. 2 (3-16-73)</td>
<td>600 kHz</td>
<td></td>
</tr>
<tr>
<td>Access Time</td>
<td>S-562-P-24 (Rev. 2)</td>
<td>500 nanoseconds</td>
<td>&lt;500 nanoseconds</td>
</tr>
<tr>
<td>Operating Temp.</td>
<td>S-562-P-24 (Rev. 2)</td>
<td>-40°C to +85°C</td>
<td>Tested from -40°C to +85°C</td>
</tr>
<tr>
<td>Operating Vacuum</td>
<td>S-562-P-24 (Rev. 2)</td>
<td>One Atm. to 10⁻⁶ mm Hg.</td>
<td>Tested from one Atm. to 10⁻⁵ mm Hg. (Modified for test purposes)</td>
</tr>
<tr>
<td></td>
<td>Mod. 3 (7-24-73)</td>
<td>One Atm. to 10⁻⁵ mm Hg.</td>
<td></td>
</tr>
<tr>
<td>Operating Vibration</td>
<td>S-562-P-24 (Rev. 2)</td>
<td>Sinusoidal: 5-25 Hz, 0.5 in DA 25-110 Hz, 15 g Peak 110-2000 Hz, 7.5g Peak Two Octaves/Minute Random: 15 Hz, 0.01g²/Hz 15-70 Hz, Linear Increase 70-100 Hz,</td>
<td></td>
</tr>
<tr>
<td>Characteristic</td>
<td>Contract Reference</td>
<td>Specified</td>
<td>Measured</td>
</tr>
<tr>
<td>--------------------------------</td>
<td>--------------------</td>
<td>---------------------------------------------------------------------------</td>
<td>----------</td>
</tr>
<tr>
<td>Operating Vibration (Contd)</td>
<td></td>
<td>0.31g²/Hz, 100-400 Hz, Linear Decrease 400-2000 Hz, 0.02g²/Hz Two Min./ Axis</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Mod. 4(7-24-73)</td>
<td>Sinusoidal: 5-25 Hz, 0.33 in DA 25-110 Hz, 10g Peak 110-2000 Hz, 5g Peak Two Octaves/ Minute Random: 15 Hz, 0.004g²/Hz 15-70 Hz, Linear Increase 70-100 Hz, 0.138g²/Hz 100-400 Hz, Linear Decrease 400-2000 Hz, 0.0089g²/Hz</td>
<td>Tested at Mod. 4 levels</td>
</tr>
<tr>
<td>Operating Shock</td>
<td>S-562-P-24 (Rev. 2)</td>
<td>Two Shock Pulses of 30g for 6 and 12 milliseconds in three directions.</td>
<td>Tested at specified levels.</td>
</tr>
</tbody>
</table>
SECTION 2
HISTORICAL PROGRAM SUMMARY

2. PROGRAM HISTORY

The design, construction and test history, as related to the hardware requirements of this contract, is summarized in this section. The summarization is in chronological order from date of contract award to date of final delivery of the memory units. Design activity began on both units on 5 October 1972.

2.1 SERIAL NUMBER 101

Assembly was completed and testing began in April 1973. An analysis of the test results indicated that design problems were limited to the performance of the memory at voltage and temperature extremes. The unit worked over much of the design range and it was jointly decided (GSFC TWX 4 June 1973) to deliver the unit to GSFC for temporary use while the problems were analyzed and corrected in S/N 102. The unit was shipped to GSFC in June after temperature tests only. After GSFC received S/N 102, S/N 101 was returned to Motorola in August 1973 for modification and test. S/N 101 was modified with all design changes made as a result of S/N 102 testing. The unit was acceptance tested and shipped to GSFC on 7 November 1973.

The memory was again returned to Motorola on January 16, 1974. To be modified to correct the very low repetition rate problem discovered in S/N 102. Modification to correct the problem was completed, and the memory was tested and shipped on February 15, 1974.

2.2 SERIAL NUMBER 102

Assembly was completed and testing began in May 1973. During the Y-axis sine vibration test, on 6/21/73, bit errors were noted at 20 Hz, 130 Hz and 408 Hz. The unit was removed from the housing and inspected, thereby revealing broken pins on the word drive interconnect. Analysis indicated that the interconnect was too rigid to allow for deflection at the center of the electronics and plane boards.

Rigidity in the horizontal direction was reduced by cutting the printed circuit board and completing the connections with stranded, teflon insulated wire. Relative motion between the horizontal connectors is accommodated through the flexible wiring. (See Figure 2.) The unit was then retested at 8.4 G rms with no problems.
As a result of the design analysis and testing results, several design changes and performance modifications were requested and approved by GSFC (TWX dated 26 July 1973). These included the addition of Mu-metal shielding, change of interconnect board design as described, decrease of negative supply voltage from -6.9 Vdc to -6.1 Vdc, increase in allowable operating power to 7 watts and allowable weight to 6.5 pounds, and reduction of vacuum specification from $10^{-6}$ mmHg to $10^{-5}$ mmHg.

S/N 102 passed the acceptance tests and was shipped on 7/30/73.

At GSFC it was discovered that S/N 102 exhibited repeatable bit errors when operated with a low repetition rate initiate pulse. The unit was returned to Motorola on 8/21/73 where the problem was verified. It was determined that during final checkout this problem was not adequately tested. Checkout procedures were modified to fully exercise the memory.

Several design changes were made to correct the low repetition rate problem and provide more consistent memory operation. These changes included word selection circuitry bias and restore timing changes, addition of power supply decoupling capacitors on the digit drivers, and grounding methods in the memory stack. On 10/15/73, S/N 102 completed an abbreviated AT (per GSFC TWX dated 9/14/73) and was shipped to GSFC.

GSFC discovered a very low repetition rate problem (about 0.3 Hz) and returned the memory to Motorola on December 4, 1973. Analysis indicated that the voltage at the collectors of the Level 1 select transistors when both the Level 1 and Level 2 select transistors had been off for several hundred milliseconds, tended to rise to the +5 volt supply voltage due to leakage currents through the reversed biased base-emitter junctions of the Level 2 select transistors (see Figure 13).

Upon selection of particular Level 1 and Level 2 select transistor, the base-emitter capacitance couples a negative voltage pulse onto the Level 2 select lines. This negative pulse turns on unwanted Level 2 select transistors, robbing current from the addressed word line and allowing current to flow down unselected word lines. This causes a net differential signal at the sense amplifier inputs which can be of the wrong polarity, resulting in an error.

The problem was solved by providing a leakage path to ground from the Level 1 collector point to prevent that point from rising above ground potential. This was accomplished by adding sixty-four 10k ohm, 1/8 watt, carbon composition resistors; four on each side of each of eight memory planes; three by lap soldering one end of each resistor to a word select flat pack pin or PC board track and the other end of each resistor to a plated - through hole in the memory plane ground layer; one by soldering one end as above and lap soldering the other end to a ground pad. (See Memory Plane Assembly 01-P13720D included as an insert at the back of this report.) All resistors were bonded to the PC board. A modified acceptance test was performed and the memory was returned to GSFC on January 18, 1974.
SECTION 3

TECHNICAL DESCRIPTION

3. DESCRIPTION

The memory unit is shown in Figures 1 and 2. They are identified as Motorola Part Number 01-P13701D001, Serial Numbers 101 and 102.

3.1 SYSTEM CONFIGURATION

Motorola Drawing Numbers 01-P13701D, 15-P13703D, and 15-13702D (included in the engineering drawing package submitted to GSFC) completely define the end-item package in terms of size, mounting pattern, finish, etc. Drawing 69-P13705D, Interconnection Diagram, is included as an insert at the back of this report. The weight of the delivered unit was 6.25 pounds.

3.2 ELECTRICAL INTERFACE

Connectors J1 and J2 are Deutsch, Type 75020-442P, as modified and supplied by GSFC. The total memory interface is comprised of the following (Refer to Figure 3 Memory System Electrical Interface).

1. 18 Input Data Lines (to memory)
2. 16 Input Address Lines (to memory)
3. 18 Output Data Lines (from memory)
4. 1 Initiate Line (to memory)
5. 1 Read/Write Select Line (to memory)
6. 1 Read Complete Line (from memory)
7. 2 Thermistor Sensor Lines (from memory)
8. 7 Lines for -6.1V (to memory - all lines common internally)
9. 5 Lines for +5.0V (to memory - all lines common internally)
10. 12 Lines for Power and Signal Return (all lines common internally)
Figure 1. 4K x 18 Bit Plated Wire Memory System
Figure 2. 4K x 18 Bit Plated Wire Memory System Stack
Figure 3. Memory System Electrical Interface
The connector pin designations are as given in Table II.

All signal inputs and outputs are to, or from, TTL Series 54 Standard logic devices. All inputs present one unit load. There is no internal loading on any of the output signal lines. The 18 data output lines and the read complete line are driven from open collector logic elements whose output transistor is normally in the OFF state.

The electrical interface characteristics of the delivered unit are as follows. On all signal inputs, a logic ONE is defined as the most positive voltage level, with respect to the return. On all signal outputs, a logic ONE is defined as the high impedance state. All time relationships are defined from the 50 percent points of the respective signals. Transition times (where applicable) are as specified for TTL Series 54 Standard logic with loading as applied. Stability is defined as being above the minimum logic ONE level or below the maximum logic ZERO level.

Memory Capacity: 4096 words of 18 bits each (73,728 bits total).

Access: Random by word via 12-bit input address. Also provides for addressing by memory unit via four-bit bank address. All bank address bits must be at a logic ONE for access.

Access Time: 350 nanoseconds, maximum, from leading edge of Initiate signal.

Read Cycle Time: 1.20 microseconds, maximum, from leading edge of Initiate signal.

Write Cycle Time: 1.00 microseconds, maximum, from leading edge of Initiate signal.

Operate Rate: 0 to 600k operations per second, minimum, with any read/write ratio.

Initiate Signal: Active level = logic ONE. Minimum pulse width = 50 nanoseconds. Maximum pulse width = 550 nanoseconds.

Read/Write Select: Read = logic ONE. Write = logic ZERO. Must be stable from leading edge of Initiate signal to end of read or write cycle.

Bank Address Lines: Must be stable from leading edge of Initiate pulse to end of Read or Write cycle.

Word Address Lines: Must be stable from leading edge of Initiate to end of cycle time.
Table II. External Connector Pin Assignments

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Function</th>
<th>Pin No.</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>J1-1A</td>
<td>Address Bit 0</td>
<td>J2-1A</td>
<td>Data Input Bit 0</td>
</tr>
<tr>
<td>-1B</td>
<td>Address Bit 1</td>
<td>-1B</td>
<td>Data Input Bit 1</td>
</tr>
<tr>
<td>-1C</td>
<td>Address Bit 2</td>
<td>-1C</td>
<td>Data Input Bit 2</td>
</tr>
<tr>
<td>-1D</td>
<td>Address Bit 3</td>
<td>-1D</td>
<td>Data Input Bit 3</td>
</tr>
<tr>
<td>-1E</td>
<td>Address Bit 4</td>
<td>-1E</td>
<td>Data Input Bit 4</td>
</tr>
<tr>
<td>-1F</td>
<td>Address Bit 5</td>
<td>-1F</td>
<td>Data Input Bit 5</td>
</tr>
<tr>
<td>-1G</td>
<td>Address Bit 6</td>
<td>-1G</td>
<td>Data Input Bit 6</td>
</tr>
<tr>
<td>-1H</td>
<td>Return</td>
<td>-1H</td>
<td>Data Input Bit 7</td>
</tr>
<tr>
<td>-1J</td>
<td>Read/Write Control</td>
<td>-1J</td>
<td>Data Input Bit 8</td>
</tr>
<tr>
<td>-1K</td>
<td>Return</td>
<td>-1K</td>
<td>Data Input Bit 9</td>
</tr>
<tr>
<td>-1L</td>
<td>Return</td>
<td>-1L</td>
<td>Data Input Bit 10</td>
</tr>
<tr>
<td>-1M</td>
<td>Return</td>
<td>-1M</td>
<td>Data Input Bit 11</td>
</tr>
<tr>
<td>-1N</td>
<td>Initiate Command</td>
<td>-1N</td>
<td>Data Input Bit 12</td>
</tr>
<tr>
<td>-1P</td>
<td>Not Assigned</td>
<td>-1P</td>
<td>Data Input Bit 13</td>
</tr>
<tr>
<td>-2A</td>
<td>Address Bit 7</td>
<td>-2A</td>
<td>Data Input Bit 14</td>
</tr>
<tr>
<td>-2B</td>
<td>Address Bit 8</td>
<td>-2B</td>
<td>Data Input Bit 15</td>
</tr>
<tr>
<td>-2C</td>
<td>Address Bit 9</td>
<td>-2C</td>
<td>Data Input Bit 16</td>
</tr>
<tr>
<td>-2D</td>
<td>Address Bit 10</td>
<td>-2D</td>
<td>Data Input Bit 17</td>
</tr>
<tr>
<td>-2E</td>
<td>Address Bit 11</td>
<td>-2E</td>
<td>Data Output Bit 0</td>
</tr>
<tr>
<td>-2F</td>
<td>Bank Address Bit 0</td>
<td>-2F</td>
<td>Data Output Bit 1</td>
</tr>
<tr>
<td>-2G</td>
<td>Bank Address Bit 1</td>
<td>-2G</td>
<td>Data Output Bit 2</td>
</tr>
<tr>
<td>-2H</td>
<td>-6.1V</td>
<td>-2H</td>
<td>Data Output Bit 3</td>
</tr>
<tr>
<td>-2J</td>
<td>-6.1V</td>
<td>-2J</td>
<td>Data Output Bit 4</td>
</tr>
<tr>
<td>-2K</td>
<td>-6.1V</td>
<td>-2K</td>
<td>Data Output Bit 5</td>
</tr>
<tr>
<td>-2L</td>
<td>-6.1V</td>
<td>-2L</td>
<td>Data Output Bit 6</td>
</tr>
<tr>
<td>-2M</td>
<td>-6.1V</td>
<td>-2M</td>
<td>Data Output Bit 7</td>
</tr>
<tr>
<td>-2N</td>
<td>-6.1V</td>
<td>-2N</td>
<td>Data Output Bit 8</td>
</tr>
</tbody>
</table>
### Table II. External Connector Pin Assignments (Contd)

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Function</th>
<th>Pin No.</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>J1-2P</td>
<td>-6.1V</td>
<td>J2-2P</td>
<td>Data Output Bit 2</td>
</tr>
<tr>
<td>-3A</td>
<td>Bank Address Bit 2</td>
<td>-3A</td>
<td>Data Output Bit 2</td>
</tr>
<tr>
<td>-3B</td>
<td>Bank Address Bit 3</td>
<td>-3B</td>
<td>Data Output Bit 2</td>
</tr>
<tr>
<td>-3C</td>
<td>+5.0V</td>
<td>-3C</td>
<td>Data Output Bit 2</td>
</tr>
<tr>
<td>-3D</td>
<td>+5.0V</td>
<td>-3D</td>
<td>Data Output Bit 2</td>
</tr>
<tr>
<td>-3E</td>
<td>+5.0V</td>
<td>-3E</td>
<td>Data Output Bit 2</td>
</tr>
<tr>
<td>-3F</td>
<td>+5.0V</td>
<td>-3F</td>
<td>Data Output Bit 2</td>
</tr>
<tr>
<td>-3G</td>
<td>+5.0V</td>
<td>-3G</td>
<td>Data Output Bit 2</td>
</tr>
<tr>
<td>-3H</td>
<td>Thermistor</td>
<td>-3H</td>
<td>Data Output Bit 2</td>
</tr>
<tr>
<td>-3J</td>
<td>Thermistor</td>
<td>-3J</td>
<td>Return</td>
</tr>
<tr>
<td>-3K</td>
<td>Read Complete</td>
<td>-3K</td>
<td>Return</td>
</tr>
<tr>
<td>-3L</td>
<td>Return</td>
<td>-3L</td>
<td>Return</td>
</tr>
<tr>
<td>-3M</td>
<td>Return</td>
<td>-3M</td>
<td>Return</td>
</tr>
<tr>
<td>-3N</td>
<td>Not Assigned</td>
<td>-3N</td>
<td>Return</td>
</tr>
<tr>
<td>-3P</td>
<td>Not Assigned</td>
<td>-3P</td>
<td>Return</td>
</tr>
</tbody>
</table>

**Input Date Lines:** For write operations, must be stable from leading edge of Initiate to end of cycle time. For read operations, may be any level within TTL logic limits.

**Read Complete Line:** Presents high impedance (20k minimum) in quiescent state. Goes active (i.e. low impedance) at end of access time (maximum of 350 nanoseconds following leading edge of Initiate signal). Remains at active level for minimum of 250 nanoseconds and maximum of 450 nanoseconds. Will sink minimum of 10 mA at 0.3V in active state.

**Data Output Lines:** Presents high impedance state (20k minimum) in quiescent state. Goes active (i.e. low impedance) maximum of 30 nanoseconds following leading edge of Read Complete signal and remains active for minimum of 150 nanoseconds following trailing edge of Read Complete signal and maximum of 750 nanoseconds. Will sink minimum of 10 mA at 0.3V in active state.
3.2.1 Power Source Requirements

The memory unit operates from power sources of +5.0V and -6.1V. Requirements imposed on these power sources by the memory are as follow (all measurements made at connector terminals):

+5.0V:

Regulation: ±5%

Average Standby Current: 13.1 mA, worst-case.

Average Operate Current: 840 mA, worst-case at operate rate of 500k operations per second and read/write ratio of one.

Transient Demands: 50 mA, maximum, during cycle time.

Standby Power: 68.8 milliwatts maximum at +5.25V.

Operate Power: 4.41 watts, maximum, at +5.25V and at operate rate of 500 kHz with a read/write ratio of one.

-6.1V:

Regulation: ±5%

Average Standby Current: 10.9 mA, worst-case.

Average Operate Current: 355 mA, worst-case at operate rate of 500k operations per second and read/write ratio of one.

Transient Demands: 60 mA, maximum, during cycle time.

Standby Power: 69.8 milliwatts, maximum, at -6.40 volts.

Operate Power: 2.27 watts, maximum, at -6.40 volts and at operate rate of 500 kHz with read/write ratio of one.

3.2.2 Thermistor Characteristics

The thermistor is mounted at the approximate center of the unit. It is a YSI Type 44006 precision element with a nominal impedance of 10k ohms at +25°C. The resistance versus temperature characteristic is given in Table III.
Table III. Thermistor Resistance Versus Temperature

<table>
<thead>
<tr>
<th>RESISTANCE VERSUS TEMPERATURE -80°C to +150°C</th>
</tr>
</thead>
<tbody>
<tr>
<td>TEMPOC RES</td>
</tr>
<tr>
<td>-------------</td>
</tr>
<tr>
<td>-80</td>
</tr>
<tr>
<td>-70</td>
</tr>
<tr>
<td>-60</td>
</tr>
<tr>
<td>-50</td>
</tr>
<tr>
<td>-40</td>
</tr>
<tr>
<td>-30</td>
</tr>
<tr>
<td>-20</td>
</tr>
<tr>
<td>-10</td>
</tr>
<tr>
<td>0</td>
</tr>
<tr>
<td>+1</td>
</tr>
<tr>
<td>+2</td>
</tr>
<tr>
<td>+3</td>
</tr>
<tr>
<td>+4</td>
</tr>
<tr>
<td>+5</td>
</tr>
<tr>
<td>+6</td>
</tr>
<tr>
<td>+7</td>
</tr>
<tr>
<td>+8</td>
</tr>
</tbody>
</table>

14

IR-6
3.3 FUNCTIONAL DESCRIPTION

3.3.1 Memory Organization

The memory is organized into 1024 memory words of 72 bits each (expandable to 96 bits). Each memory word therefore comprises four 18-bit external data words. Figure 4 is a block diagram of the memory organization. The memory stack itself is packaged on eight identical printed wiring, glass-epoxy substrates, with 128 two-turn word lines on each board, for a total of 1024.

Each word line wraps twice around 144 plated wires, with the corresponding wires in each of the eight boards connected in series. At the far end, each pair of adjacent wires is shorted together, forming seventy-two pairs, with each pair traversing between all 1024 word lines. The opposite ends of each pair terminate at the input of a differential sense amplifier. The outputs of a bi-directional digit driver current source is also connected to each pair of wires at the same end as the sense terminations. A specific bit storage location is formed at the crossover points of a particular word line and a pair of plated wires.

Using two wires for each bit storage (i.e., two crossovers) allows a differential implementation for information sensing, virtually eliminating common-mode noise problems and increasing the signal outputs at any given word current level, thus permitting operation at lower word currents than would have been required with a single crossover-per-bit implementation.

A memory word consists of the 72 bits under a single word line on a particular memory stack board. A particular data word address uniquely locates an 18-bit data word by identifying a word line and a group of 18 sense amplifier channels or 18 digit driver current sources.

The only electronics packaged as part of the memory stack is associated with word line selection. The rest of the electronics is packaged on three similar board assemblies.

3.3.2 Word-Line Selection and Drive

Figures 5 and 6 show the word current selection and drive method. Word line addressing is accomplished through a two-level tree of transistor switches. The first level steers the word current to one of 64 unique areas of the stack. The second level steers the word current into one of 16 word lines in the particular word group addressed through the first level. Both levels are packaged on the memory stack boards.
Figure 4. Overall Functional Block Diagram
Figure 5. Simplified Memory Drive and Sense Diagram
Figure 6. Word-Line Selection Matrix
The data word address is decoded in the sequencer, using SNC 5445 Binary-to-Decimal Decoders. Address bits \(2^2, 2^3\) and \(2^6\) through \(2^9\) are decoded into 1-of-64 and identify the word group. Bits \(2^0, 2^1, 2^4\) and \(2^5\) are decoded into 1-of-16 and identify the word line within a group. Bits \(2^{10}\) and \(2^{11}\) identify a particular data word location (1-of-4) along the addressed word line. The apparent anomaly in sequence of the bits allocated for identification of word group and word line is a result of test considerations. With the switching matrix implementation used in the system, the address bit allocation defined above will identify adjacent word lines across a plane when the address sequences in a straight binary code.

Since only one end of each word line is actively switched (with the opposite end returned to ground) only the addressed word-line has any voltage applied to it (with reference to the quiescent level). Thus, current flow in the stack resulting from charge transfer to/from stray capacitance is minimized and stack charge "restoration" is not necessary. The resulting design is significantly less complex, faster and more noise-free.

A transformer is used for coupling between the word current generator and the word line selection matrix to negate the need for a third, high-voltage power input. The transformer also provides some additional measure of noise reduction.

3.3.3 Control and Sequencing

The memory design does not use a discrete internal clock. Instead, memory sequences are generated from a series of programmable delays. A diagram of the sequencer logic is shown in Figure 7. Each delay is programmable, independent of any other delay. (The actual programming is accomplished by selection of discrete component values). Thus, timing sequences can be optimized for performance and power consumption.

Power to all but a minimum of control logic is switched off between memory cycles. The delay circuit is designed to come up in a normalized state when power is applied.

When an Initiate signal occurs, the power switch is turned on. If the signal is of longer duration than delay \(\tau_A\) (approximately 35 nanoseconds), then the Initiate Override signal is actuated, locking the memory in the operate mode until the read or write cycle is completed.

Power to the digit drivers, sense amplifiers and associated logic is also controlled through the sequencer. The corresponding power switches are physically located on the digit electronics board assemblies.

Delays \(\tau_B\) through \(\tau_E\) are activated for a write cycle. Delays \(\tau_B\) and \(\tau_D\) set the width of the two phases of digit current and \(\tau_C\) sets the separation between the two phases. Delay \(\tau_E\) controls the duration of the word current. The \(\phi_1\) and \(\phi_2\) digit current controls for one of the four possible data words are activated, depending on the states of address bits \(2^{10}\) and \(2^{11}\).
Figure 7. Sequencer, Logic Diagram
Delays $\tau_F$ through $\tau_I$ are activated during a read cycle. Delay $\tau_F$ starts the word current after power start-up transients have had an opportunity to dissipate. A pick-off from the word current level is delayed by $\tau_C$ and used as the read strobe, which clocks the sense amplifier outputs into the output data buffer register. Delays $\tau_H$ and $\tau_I$ set the duration of the read complete and the post-read data hold periods, respectively.

### 3.3.4 Write Operation

The memory timing for a write cycle is shown in Figure 8. For proper operation, the address, data and read/write control signals must be stable prior to the leading edge of the initiate command and must remain stable until the write cycle has been completed.

When an initiate command pulse occurs in the presence of a low (or ground) level on the read/write control line, power to the sequencer and to the write electronics is turned on. A low impedance path is connected from the word current generator to a particular word line (through the word line selection matrix) as identified by address bits $20$ through $29$. A group of 18 digit driver current sources is then energized for $\phi_1$ current. The particular current sources are identified by address bits $210$ and $211$. The polarity of current (i.e. direction along the plated wire element) from any current source is controlled by the logic level of the data input to that current source. The $\phi_1$ digit current is then terminated and $\phi_2$ current enabled. The two phases are of equal amplitude and duration. This balanced current implementation precludes any hysteresis build-up due to an unequal history of data "one" and "zero" writes.

![Figure 8. System Timing, Write Operation](image-url)
The word current generator is energized early enough that the terminating transition of the word current can be made to occur during the time when \( \phi_2 \) digit current is at full amplitude. Data is "written into" the wire when the word current terminates in the presence of digit current.

At the end of the \( \phi_2 \) digit current, the write cycle is complete and internal system power is turned off. A write cycle, from the leading edge of the initiate command to turn-off of system power, requires approximately 750 nanoseconds.

### 3.3.5 Read Operation

The memory timing for a read cycle is shown in Figure 9. For proper operation, the address and read/write control lines must be stable prior to the leading edge of the initiate command and must remain stable until completion of the read cycle.

When the initiate command pulse occurs in coincidence with a high level on the read/write control line, power to the sequencer and the read electronics is turned on. A low impedance path is again connected to the addressed word line through the word line selection matrix. A group of 18 sense amplifier channels are selected, as identified by address bits \( 2^{10} \) and \( 2^{11} \).

After any transients generated in the sense amplifiers have had a chance to settle out, the word current generator is energized. Signals are induced in the plated wires during the word current transients and are amplified by the sense amplifiers. The leading edge transient of the word current is controlled to effect the widest useable "window" in the sense amplifier output. The amplifier outputs are used as steering inputs to buffer storage registers. The polarity depends on the state of the information previously "written into" the plated wire.

The information "read out" during the turn-on transient of the word current is clocked into the the buffer register by the strobe. The strobe is generated by a level detector in the current generator. This minimizes possible uncertainties in strobe position.

The read-complete signal is initiated when the data is clocked into the buffer register. It is maintained for a minimum of 250 nanoseconds and a maximum of 450 nanoseconds. Output data is maintained in the buffer register for at least 150 nanoseconds after termination of the read complete signal. At the end of this time the read cycle is complete and internal power is switched off.

The data and read complete sources are Series 54 open collector logic elements. A low impedance (i.e. output transistor on) denotes the active level for the read complete line and a logic zero on the data lines. The only time the low impedance condition will exist on a data line is during the actual read-out (per Figure 2-9) of a bit 0.

### 3.4 ELECTRICAL PARTS

High-Rel, screened parts were used in construction of the memory.
3.4.1 Logic Circuits

Series 54 TTL integrated circuit logic elements were used throughout the memory. These were procured per vendor High-Rel specification SNC which is MIL-STD-883, Class B.

3.4.2 Discrete Parts

Two types of established reliability resistors were used in the memory; the RCRXXG Composition and the RNR55C metal film. Both types were procured to S failure-rate levels.

Three types of capacitors were used; the CSR13 style, established reliability tantalum with failure rate of R or lower, the CKR05 and 06 style, established reliability ceramic with failure rate of R or lower, and the CM series mica per MIL-C-5/18 with additional screening for DWV and IR. Only JANTX transistors and diodes were used in construction of the memory.
3.4.3 Transformer

A single rf transformer was used in the memory for coupling the word current from the generator to the memory stack. The transformer was fabricated in-house to the requirements of MIL-C-15305, Type LT6K, with temperature cycling per MIL-STD-202, Method 102, Condition C, except 10 cycles at -55°C.

3.4.4 Hybrid Circuits

Six different hybrids are used in the memory. These are custom circuits manufactured in-house and screened to meet the requirements of this program. Each of these circuits is described briefly in the following paragraphs.

3.4.4.1 Delay Circuit

The delay circuit is shown, functionally, in Figure 10. Only the high-to-low transition at the input is delayed at the output, with both the true and complement outputs available. The delay is adjustable from a minimum of approximately 25 nanoseconds to a maximum of several microseconds.

3.4.4.2 Word Current Generator

The word current generator is shown in Figure 11. It consists, basically, of a controlled current source for which the turn-on slope and the amplitude are programmable by selection of external, discrete components. The current is gated on and off by an external enable signal. Input voltages are monitored and the word current is inhibited if voltage(s) is below a level at which the memory will operate properly.

There is also a level detector on the current output from which a trigger is developed for sampling the sense amplifier outputs during a read operation.

3.4.4.3 Word-Line Selection Circuits

The word line selection circuits are shown in Figures 12 and 13. A particular switch is closed by grounding the corresponding selection input. The first and second level switches are packaged together. A particular package contains one first level switch and two banks of four second level switches each. Each of four second level selection inputs controls one switch in each bank. A single selection input controls the first level switch. The pin-outs are configured so that a first level switch can be connected to a second level bank in a different package, as well as to a bank in its own package.

3.4.4.4 Sense Amplifier

The four-channel sense amplifier (MC 1544) is shown in Figure 14. The input terminating resistors are external to the package.
Figure 10. Delay Circuit, Functional Diagram

Figure 11. Word Current Generator, Functional Diagram
Figure 12. Custom Package and Layout
Figure 13. Word Line Selection Matrix, Functional Diagram
Figure 14. Four-Channel Sense Amplifier, Functional Diagram
3.4.4.5 Digit Driver

The digit driver is shown in Figure 15. Basically, it consists of two current sources with steering such that, depending on the logic inputs, one of the sources may be enabled to conduct current through the load in a particular direction. The T1 and T2 inputs denote successive time periods for the two opposite phases of digit current. The D and D inputs denote the true and complement levels of an input data bit. If D is true, then current will flow in the direction indicated during T1 and in the opposite direction during T2. The current flow would be opposite if D were true.

3.4.4.6 Power Switches

Two types of power switches are used in the memory. One type provides two independently controlled logic level (i.e., +5.0 V) outputs from the primary +5 V input. The other type provides two sets of +5.0 V and -6.1 V outputs from the corresponding inputs. Each set is controlled independently. The switches themselves consume no power when in the OFF state. The switches perform no regulation. They are shown functionally in Figures 16 and 17.

3.5 MECHANICAL DESIGN

3.5.1 Stack Design

The plated wire memory stack used in the LP RASM used a standard Motorola plane design for spaceborne memories developed to high reliability, quality assurance, and workmanship standards. The primary design goal of the stack was simplicity of fabrication combined with high reliability. The number of solder joints and plated through holes are minimized to accomplish this end. The stack consists of eight planes arranged and interconnected to meet the specific requirements of the LP RASM. Specific details of stack construction are described below.

The tunnel structure, the heart of the memory plane, contains the word lines and the plated wire which stores the bits of data. The plated wires are installed in 0.007 diameter tunnels on 0.025 centers in a polymide-FEP tunnel matt. The tunnel matt is constructed by forming the FEP (between the polyimide film) around dummy wires at controlled temperature, pressure and wire tension. After complete assembly processing the dummy wires are removed and the plated wire is installed in the tunnel.

Word lines of etched copper on glass epoxy board are laminated to each side of the tunnel matt so that they are perpendicular to the tunnels (plated wire). The word lines are double turn (twice around the wires per line). Their mechanical configuration is 0.010 wide conductor, an intervening 0.005 space and another 0.010 conductor, all on repetitive 0.050 centers. Plated-thru holes at each end of the tunnel matt creates the double turn word lines.
Figure 15. Digit Driver, Functional Diagram
Figure 16. Power Switch +5V/-6V

Figure 17. Power Switch +5V/+5V
Each carrier structure contains 64 word lines and 100 bit lines (Plated wire tunnel pairs). To provide the desired storage capacity for the LP RASM only 72 tunnel pairs are populated (plated wire installed).

Keepers, of high magnetic permeability and processed with extreme care, are bonded to the outer surface of the glass epoxy board which support the word lines to contain the word line field and shield against external magnetic fields. The tunnel matt and word lines are carefully fabricated and then laminated into a subassembly using multilayer printed wiring board techniques. The keepers are then laminated using similar techniques. A cross section of the tunnel structure is shown in Figure 18.

The memory plane is fabricated by laminating two tunnel structures to each side of a motherboard. The motherboard is a two-sided printed wiring board which has a ground plane laminated in the center. The input and return for the matrix is tracked to the edge of the board where pc board interconnect is used to interface with the plane. Two tunnel structures per plane provide 128 word x 72 bit capacity. Installation of the 8 word-drive flat packs per side, by lap soldering, completes the memory plane subassembly. Memory plane construction is shown in Figure 19.

The memory stack consists of eight memory planes electrically and mechanically integrated into one unit to provide 1024 words x 72 bits of storage. The digit lines of each plane are interconnected with flat flexible circuitry bonded to the motherboard which permits the stack to be opened as necessary during assembly and rework. The plated wire is formed like a "hairpin" and installed into the top and bottom carrier structure (similar to a trombone slide). The two ends of the plated wire are lap soldered directly to the conductor of the interconnecting flex cable. This approach for installing the plated wire minimizes the number of solder joints required while providing the required stress relief.

PC board interconnect with miniature connectors (see Figure 2) is used to interconnect common word drive signals from plane to plane and carry all digit and word signals to the electronics. The use of printed circuitry interconnect provides controlled impedance and line characteristics. The connectors allow the stack to be connected/disconnected from the electronics with minimum effort.
During assembly, spacers are installed at each tie-down location on the planes to precisely position the planes relative to each other in the stack. The tie-downs are located to provide maximum stability under dynamic conditions.

3.5.2 System Packaging

The 4k x 18 bit Low Power Random Access Spacecraft Memory developed by Motorola consisted of a 1k by 72 plated wire stack, two digit drive/sense electronics boards and a timing/control/word drive board, all contained in an aluminum housing.

The concept of stacking the electronics boards in the same manner as the planes was used in the complete memory package. The timing/control/word drive board is located on top of the plated wire stack while the two digit drive/sense boards are located below the plated wire stack. This arrangement eliminates interference between signals as the digit line interconnects leave the plated wire stack in one direction while the word lines go the other direction.
The size of the memory plane (i.e., number of word lines, digit lines, required structural mounting and word drive matrix area) determine the "plan view" size of the system package. The basic plane size is 8.05" long x 4.38" wide and contains 6 tie-down screws. The electronics boards have the same mounting tie-down locations and length as the plane but are 5.0" wide.

Mechanically, each of the electronic boards are essentially identical. Each consists of a printed wiring board to which flat pack integrated circuits (Motorola plated wire hybrids or conventional logic) are lap soldered and a few discrete components are mounted. The digit boards contain the digit drivers, sense amplifiers, data input buffers and data output registers. The third board contains the timing and control logic and the transistor word drive select electronics.

After the boards are assembled, a thin conformal coating is applied to the board assembly. This coating provides protection in a high humidity environment, protection against shorting across components and a vibration damping effect on the boards. This provides an encapsulated assembly that is easily disassembled for servicing or repair.

Flat flexible cable is used for interconnecting between board assemblies. The flex interconnect is arranged so the plated wire stack and printed wiring boards can be assembled in the system stack (described previously) or opened out to provide access for testing or troubleshooting of the boards, the stack or the system. The connection to the external connector is a conventional hard wire harness.

The plated wire stack and electronics boards are assembled by stacking them into a single unit and installing them in a housing. Spacers are provided between the boards and the stack at the tie down locations to position them with respect to each other. Six special high strength screws pass through the spacers and secure the system in the housing.

The system assembly is contained in a single protective housing which was machined from aluminum. The memory housing is 8.6" long x 6.3" wide x 2.9" high (exclusive of mounting flanges and connectors) establishing a volume of 157 cubic inches. The system has a total weight of 6.25 pounds.

3.5.3 Materials

Motorola's basic memory system design uses materials that meet the requirements of high reliability spaceborne hardware, particularly in the area of environment, outgassing and compatibility with other materials in the spacecraft. Materials are used that were approved on the Mariner '71 subsystems which Motorola designed and fabricated and have since been proven by the success of the mission. The use of any material is dependent not only on the material but also on its receiving the proper processing and cure. This factor was considered in the assembly procedures and processes used to fabricate the memory system.
All of the material used in the LP RASM were submitted to the Chemistry and Physics Section of the Engineering Physics Division at GSFC for review and approval. From the preliminary design, some alternate materials were recommended and some changes in cure cycles were suggested. If data was not readily available on a material it was tested by the C&P Section to insure it met all requirements.
SECTION 4
TESTING

4. GENERAL

Comprehensive testing was performed on the memory and its components at the piece part level and at each level of assembly. The formal test documents for tests performed at the stack and system levels are included as appendices.

4.1 SYSTEM LEVEL TESTING

Acceptance tests were conducted at the system level. Acceptance testing included complete functional tests at temperature extremes of \(+85^\circ C\) and \(-40^\circ C\). The Acceptance Test Procedure and Test Data Records are included as Appendix I. Acceptance Tests (except at high and low temperatures) were repeated after environmental testing.

Environmental testing consisted of both sine and random vibration, shock and altitude (to \(10^{-5}\) mm Hg). The memory unit was continuously exercised during all environmental testing.

4.2 MEMORY STACK TESTING

A 100 percent on-line test was performed on the plated-wire during manufacture under relatively severe test patterns and word/digit current variations.

In addition to the on-line wire test, the memory stack was subjected to comprehensive, worst-case tests, over temperature, at the stack level using an EH8500 computer controlled stack tester. These tests were performed in accordance with a formal stack test procedure, which is included as Appendix II. The procedure is quite definitive, however, and some explanation is probably in order relative to the test pattern shown in Figure 8 (page 13 of the test procedure).

The first three horizontal rows relate to word current in the word line corresponding to the particular bit under test and word currents in the two word lines immediately adjacent (i.e., left adjacent bit and right adjacent bit). The fourth row relates to digit current in the plated-wire corresponding to the particular bit under test.

The vertical columns relate to successive time slots, left-to-right except that, as indicated in the row labeled NO. OF CYCLES, the first group of three time slots is cycled through \(10^3\) times before stepping to the fourth time slot.
IWD identifies a maximum, or disturb, word current level. IWW and IWR identify a minimum word current level, which is worst-case for writing and reading in the bit-under-test. IDD1 and IDD2 identify maximum, or disturb, bipolar digit current levels. IDW1 and IDW2 identify minimum levels of the bipolar digit currents. These are worst-case for writing in the word-under-test.

During the first three time slots, information of a particular polarity is "hard-written" (i.e., under maximum word and digit current levels) into the bit-under-test and its two adjacent bits along the same plated-wire. This is done 1000 times and constitutes adverse history.

The opposite polarity information is then "soft-written" one time in the bit-under-test and then immediately read out, again with minimum word current. The resulting wire output represents an "undisturbed" condition (i.e., with no intervening activity at adjacent bit locations).

The next four program steps are cycled through a total of 10,000 times. During the first time slot, information opposite to that stored in the bit-under-test is written into one of the adjacent bits under conditions of worst-case maximum word and digit current levels. In the second time slot, maximum-level word current is pulsed through the word line corresponding to the bit-under-test. The same two steps are then repeated, only with reference to the other adjacent bit.

During the final time period, the bit-under-test is again read and compared to preset limits, using worst-case minimum word current.

Any wire which did not meet a minimum output level requirement of 4.5 millivolts, over temperature, was replaced. This amounted to a total of 56 wire pairs. There is a total of 576 wire pairs (72 pairs per plane times 8 planes) in the stack. The replacement incidence therefore represented less than 10 percent, which is well within normal expectations.

4.3 HYBRID CIRCUIT SCREENING

All hybrid microcircuits used in the memory were subjected to extensive, 100 percent screening to criteria based on MIL-STD-883 criteria. In addition to comprehensive electrical tests at temperature extremes, these tests included precap visual inspection, centrifuge, operational vibration, stabilization bake, thermal cycling, power aging and leak testing.
APPENDIX I

ACCEPTANCE TEST PROCEDURES
<table>
<thead>
<tr>
<th>LTR</th>
<th>DESCRIPTION</th>
<th>DATE</th>
<th>APPROVED</th>
</tr>
</thead>
<tbody>
<tr>
<td>X1</td>
<td>Initial Release</td>
<td></td>
<td></td>
</tr>
<tr>
<td>X2</td>
<td>Incorporated changes prior to first usage.</td>
<td>3-12-73</td>
<td></td>
</tr>
<tr>
<td>X3</td>
<td>Change -6.9V to -6.1V</td>
<td>6-18-73</td>
<td></td>
</tr>
<tr>
<td>X4</td>
<td>Change $10^{-6}$ mmHg to $10^{-5}$ mmHg.</td>
<td>7-24-73</td>
<td></td>
</tr>
</tbody>
</table>

*X3. Change -6.9V to -6.1V 6-18-73.*

*X4. Change $10^{-6}$ mmHg to $10^{-5}$ mmHg. Change sine sweep levels, page 28. Change random vibration levels, page 29.*
<table>
<thead>
<tr>
<th>SECTION</th>
<th>TITLE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>SCOPE</td>
<td>3</td>
</tr>
<tr>
<td>2.</td>
<td>REFERENCE INFORMATION</td>
<td>3</td>
</tr>
<tr>
<td>3.</td>
<td>TEST EQUIPMENT AND ENVIRONMENTAL REQUIREMENTS</td>
<td>4</td>
</tr>
<tr>
<td>4.</td>
<td>TEST SCHEDULE</td>
<td>6</td>
</tr>
<tr>
<td>5.</td>
<td>TEST RECORDS</td>
<td>7</td>
</tr>
<tr>
<td>6.</td>
<td>PHYSICAL CHARACTERISTICS</td>
<td>7</td>
</tr>
<tr>
<td>7.</td>
<td>INITIAL FUNCTIONAL TESTS</td>
<td>7</td>
</tr>
<tr>
<td>8.</td>
<td>TEMPERATURE TEST</td>
<td>20</td>
</tr>
<tr>
<td>9.</td>
<td>VACUUM TEST</td>
<td>24</td>
</tr>
<tr>
<td>10.</td>
<td>VIBRATION TEST</td>
<td>27</td>
</tr>
<tr>
<td>11.</td>
<td>SHOCK TEST</td>
<td>29</td>
</tr>
<tr>
<td>12.</td>
<td>FINAL FUNCTIONAL TESTS</td>
<td>30</td>
</tr>
</tbody>
</table>
1. SCOPE

This procedure and the test data sheet (12-P11216B) define the unit acceptance requirements for the Low Power Random Access Spacecraft Memory, Motorola Part No. 01-P13701D, manufactured under Contract No. NAS 5-23163.

2. REFERENCE INFORMATION

2.1 SPECIFICATIONS APPLICABLE

<table>
<thead>
<tr>
<th>Specification</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>S-562-P-24</td>
<td>Low Power Random Access Spacecraft Memory.</td>
</tr>
<tr>
<td>12-P13721D</td>
<td>Test Data Record</td>
</tr>
<tr>
<td>12-P11173B</td>
<td>Motorola Plated Wire Memory Tester Operating Manual.</td>
</tr>
</tbody>
</table>

2.2 DEFINITIONS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>UP position on DATA and ADDRESS switches. DATA and ADDRESS lamps ON</td>
</tr>
<tr>
<td>0</td>
<td>DOWN position on DATA and ADDRESS switches. DATA and ADDRESS lamps OFF</td>
</tr>
<tr>
<td>Tester</td>
<td>Motorola Plated Wire Memory Tester</td>
</tr>
<tr>
<td>MSB</td>
<td>Most Significant Bit</td>
</tr>
<tr>
<td>LSB</td>
<td>Least Significant Bit</td>
</tr>
<tr>
<td>Error Lamps</td>
<td>Lamp ON indicates ERROR present.</td>
</tr>
</tbody>
</table>
3. TEST EQUIPMENT AND ENVIRONMENTAL REQUIREMENTS

3.1 TEST EQUIPMENT

The calibrated test equipment listed below, or its equivalent, will be required to perform this test procedure. Any equipment used as an equivalent to that listed below shall be recorded in the data sheet.

STANDARD TEST EQUIPMENT

<table>
<thead>
<tr>
<th>ITEM</th>
<th>MANUFACTURER</th>
<th>MODEL OR TYPE</th>
<th>MANUFACTURER'S RANGE &amp; ACCURACY</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC Milliammeter</td>
<td>Hewlett Packard</td>
<td>428B</td>
<td>0-10 Amp.</td>
</tr>
<tr>
<td>Oscilloscope</td>
<td>Tektronix</td>
<td>585</td>
<td>50ns/cm</td>
</tr>
<tr>
<td>Scope Plug-In</td>
<td>Tektronix</td>
<td>82</td>
<td>Tr 1.5ns</td>
</tr>
<tr>
<td>Digital Voltmeter</td>
<td>Hewlett-Packard</td>
<td>3440A</td>
<td>Accuracy ± .05% of reading</td>
</tr>
<tr>
<td>Counter</td>
<td>CMC</td>
<td>727BN</td>
<td>0.1% ± 1/2 LSB</td>
</tr>
<tr>
<td>DC Multifunction Unit</td>
<td>Hewlett-Packard</td>
<td>3444A</td>
<td>0-999.9 ma.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0-9.999 megohms</td>
</tr>
<tr>
<td>Oven</td>
<td>Wyle</td>
<td>CO-106-1800</td>
<td>-100°F to +500°F</td>
</tr>
<tr>
<td>Power Supplies</td>
<td>Precision Design Inc</td>
<td>5015-A</td>
<td>0-50V, 1.5 Amp.</td>
</tr>
<tr>
<td>Power Supplies</td>
<td>Precision Design Inc</td>
<td>5015-S</td>
<td>0-50V, 1.5 Amp.</td>
</tr>
<tr>
<td>Pulse Generator</td>
<td>EH</td>
<td>139B</td>
<td>10Hz to 50MHz</td>
</tr>
</tbody>
</table>
NON-STANDARD TEST EQUIPMENT
(NO CALIBRATION REQUIRED)

Motorola Plated Wire Memory Tester 01-P1170B001

NOTE: The Motorola Plated Wire Memory Tester supplies inputs to the memory under test from SN5400 series logic and presents a single unit load of SN5400 logic on the memory output lines.

Motorola Tester Interface Box T-5909

NOTE: The Interface Box puts a 51 ohm resistor in series with all of the signals going to the memory and provides a 1K pull-up resistor to signals coming back from the memory.

ENVIRONMENTAL TEST EQUIPMENT

<table>
<thead>
<tr>
<th>ITEM</th>
<th>MANUFACTURER</th>
<th>MODEL NO.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vibration Tester</td>
<td>LING</td>
<td>275</td>
</tr>
<tr>
<td>Vacuum Chamber</td>
<td>NRC</td>
<td>2707</td>
</tr>
<tr>
<td>Shock Tester</td>
<td>MRL</td>
<td>2424</td>
</tr>
<tr>
<td>Vibration Test Fixture</td>
<td>MOT</td>
<td>-</td>
</tr>
</tbody>
</table>

3.2 TEST CONDITIONS

Unless otherwise specified all tests shall be performed under the following conditions.

3.2.1 Power Supply Voltage

The unit specified to be tested shall operate from the following DC source voltages:

\[ +5.0V \pm 5\% \]

\[ -6.1V \pm 5\% \]
3.2.2 **Ambient Temperature**
The unit shall be tested in a laboratory area having a temperature of $+25 \pm 10^\circ C \ (77 \pm 18^\circ F)$.

3.2.3 **Ambient Humidity**
Normal laboratory ambient, not to exceed 90%.

3.2.4 **Ambient Atmospheric Pressure**
Normal laboratory ambient.

3.2.5 **Stabilization Period**
The test equipment shall not be used to conduct tests until after a minimum warm-up period of 15 minutes.

4. **TEST SCHEDULE**
The testing to be performed on each memory unit is as follows:

1. Physical Characteristics (Weight and Dimensions).
3. Operational Tests at Temperature Extremes.
4. Operational Vacuum Tests
5. Operational Vibration Tests
6. Operational Shock Tests
7. Final Functional Tests

Tests 3 through 6 may be performed in any sequence.
5. TEST RECORDS

5.1 TEST LOG

The Test Log shall be used to record the history of the memory, starting from the first system test. The log shall reference all testing, rework and idle time for the particular memory unit.

5.2 DATA RECORD

All test results shall be recorded in the Test Data Record, Motorola Document No. 12-P13721D.

6. PHYSICAL CHARACTERISTICS

6.1 WEIGHT

Place the LP RASM on the scale and read and record, in the data sheet, the weight of the memory, in pounds.

6.2 DIMENSIONS

Measure and record, in the data sheet, the outside dimensions as shown in Figure 1. Compute and record, in the data sheet, the memory volume by multiplying dimension W by dimension H by dimension D. (V = W x H x D).

7. INITIAL FUNCTIONAL TESTS

7.1 INTERCONNECTION

At the Interface Box, set memory power to OFF. Connect the unit under test as shown in Figure 2, except that the Interface Box will not be connected to the Plated Wire Memory Tester. The
connections are all labeled on the Interface Box.

Turn the coarse voltage controls fully counterclockwise and turn on power to all electrical test equipment.

Using the scope, adjust the Pulse Generator for $+3 \pm 0.1V$ positive pulses of $450 \pm 10$ nanosecond duration (at the 50 percent points) at a $500 \pm 1.0$ KHz rep rate. (Use the counter to adjust the rep rate). The pulse generator output must be terminated in 50 ohms and connected to the tester when making these adjustments.

Normal precaution shall be taken to ensure that the equipment is not dropped or damaged in any way while it is being handled, or while the connectors are being engaged.

### 7.2 PRELIMINARY CONTROL SETTINGS

Set the Tester and Interface Box controls as follows and maintain these control settings unless otherwise directed in the individual tests.

<table>
<thead>
<tr>
<th>CONTROL</th>
<th>SETTING</th>
</tr>
</thead>
<tbody>
<tr>
<td>TESTER</td>
<td>No. 0 Down all Other Up</td>
</tr>
<tr>
<td>BD1-BD4 (24 Switches)</td>
<td></td>
</tr>
<tr>
<td>Tape Reader Power</td>
<td>Light Off</td>
</tr>
<tr>
<td>Run-Off-Rewind Switch</td>
<td>OFF</td>
</tr>
<tr>
<td>Tester Power</td>
<td>Light On</td>
</tr>
<tr>
<td>Address Switches</td>
<td>Down</td>
</tr>
</tbody>
</table>
CONTROL

TESTER (Cont.)

<table>
<thead>
<tr>
<th>CONTROL</th>
<th>SETTING</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Switches</td>
<td>Down</td>
</tr>
<tr>
<td>READ/WRITE</td>
<td>WRITE</td>
</tr>
<tr>
<td>Word Length</td>
<td>24</td>
</tr>
<tr>
<td>READ 1/ READ 7 Switch</td>
<td>READ 1</td>
</tr>
<tr>
<td>Address Pattern</td>
<td>SEQ.</td>
</tr>
<tr>
<td>Data Pattern</td>
<td>MAN</td>
</tr>
<tr>
<td>Frequency</td>
<td>EXT.</td>
</tr>
</tbody>
</table>

INTERFACE BOX

<table>
<thead>
<tr>
<th>INTERFACE BOX</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory Select Switches</td>
<td>All 2.4V</td>
</tr>
<tr>
<td>Input Current Switch</td>
<td>GND</td>
</tr>
<tr>
<td>Output Pullup Resistor</td>
<td>GND</td>
</tr>
<tr>
<td>WC Switch</td>
<td>OFF</td>
</tr>
<tr>
<td>Initiate Pulse Switch</td>
<td>GND</td>
</tr>
<tr>
<td>WC2 Switch</td>
<td>OFF</td>
</tr>
<tr>
<td>Memory Power</td>
<td>OFF</td>
</tr>
</tbody>
</table>

7.3 INITIAL POWER SUPPLY CONDITIONS

Using the DVM, adjust the three supplies as follows:

- +5V to Interface Box: +5.0V ± 0.1V
- +5V to Memory: +5.0 ± 0.1V
- -6.1V to Memory: -6.1 ± 0.1V
Set the meter selection switches to measure current and leave them in this position. Disconnect the output side of all three power supplies from the Interface Box.

All subsequent mention of +5V in the procedure refers to memory power unless otherwise specified.

7.4 CHASSIS ISOLATION

Using the digital ohmmeter verify that the impedance between the memory chassis and ground test point on the interface box is \( \geq 9 \) megohms. Record the results in the Data Sheet.

7.5 INPUT SIGNAL LOADING

7.5.1 Connect the two +5V supplies to the Interface Box. (If the Interface Box supply overloads, reset it by turning its power off and back on).

7.5.2 Remove the jumper wire from the INT PULSE test point. Connect the digital ammeter between the INT PULSE and INT PULSE SW test points. Momentarily turn the MEMORY POWER switch to ON and measure and record the current. Set the INT PULSE switch to the +2.4V position. Momentarily set the memory power switch to ON and again measure and record the current. Disconnect the ammeter and connect the jumper wire between the INT PULSE and INT PULSE SW test points.

7.5.3 Replace the jumper from the MEMORY SELECT 1 test point to the MEMORY SELECT 1 SWITCH test point with the digital ammeter. Momentarily set MEMORY POWER to ON and measure and record the current. Set the MEMORY SELECT 1 SWITCH to the GND position.
Momentarily set MEMORY POWER to ON and measure and record the current.

Disconnect the ammeter and replace the jumper wire. Set the MEMORY SELECT 1 SWITCH back to the +2.4V position.

7.5.4 Repeat paragraph 7.5.3 for MEMORY SELECT 2, MEMORY SELECT 3, and MEMORY SELECT 4.

7.5.5 Connect the ammeter from the READ/WRITE test point to the INPUT CURRENT SWITCH test point. Set the Initiate Pulse Switch to 2.4V. Momentarily set the memory power switch to ON. Measure and record the current. Move the INPUT CURRENT SWITCH to the +2.4V position. Momentarily set the MEMORY POWER switch to ON and measure and record the current. Return the INPUT CURRENT SWITCH to the GND position.

7.5.6 Connect the ammeter between the ADDRESS BIT 2⁰ and the INPUT CURRENT test points. Momentarily set the MEMORY POWER switch to the ON position and measure and record the current.

Set the INPUT CURRENT SWITCH to the +2.4V position. Momentarily set the MEMORY POWER switch to the ON position and measure and record the current. Set the INPUT CURRENT SWITCH back to the GND position.

Repeat the above two measurements at each of the 12 address bit test points. Connect a jumper between the R/W and GND test points. Repeat the above two measurements at each of the 18 DI test points (i.e. with the ammeter conn. between a DI test point and the INPUT CURRENT test point).
Verify that the MEMORY POWER switch is OFF. Remove the jumper from the R/W test point and install the jumper from the INT PULSE test point back in its original position.

7.6 VERIFICATION OF OPEN COLLECTOR ON OUTPUT SIGNALS.

7.6.1 Connect the Interface Box to the tester. Connect the -6.1V power supply to the Interface Box. At the tester, depress the STOP and RESET pushbuttons.

7.6.2 Turn the MEMORY POWER switch ON and push the START button on the tester. The tester will write a "0" in all data bits in all 4096 addresses one time and stop.

7.6.3 Set the READ/WRITE switch on the tester to the READ position. Push the tester START button. Using the Dual Trace of the oscilloscope, measure and record in the data sheet the voltage at the READ COMPLETE test point 150 ns after the leading edge of the pulse at the INITIATE PULSE test point. The voltage shall be ≤ 100 mv.

(The read complete output for this test and the data outputs for the next test are terminated with a 1K resistor to GND).

7.6.4 Measure and record in the data sheet the voltage at each of the 18 data output lines that occurs 500 ns after the leading edge of the Initiate Pulse. The voltage shall be ≤ 100 mv. Push the tester stop button. Set the OUTPUT PULLUP RESISTOR switch to the +5V position.
7.7 POWER CONSUMPTION

7.7.1 Using the DVM, adjust the +5V and -6.1V memory power supplies to +5.0 ± 0.1V and -6.1 ± 0.1V, respectively. Record the voltages.

Using the 428B milliammeter, measure and record the current from the +5V memory supply. Compute and record the +5V power.

7.7.2 Using the milliammeter, measure and record the current to the -6.1V supply. Compute and record the -6.1V power.

7.7.3 Compute and record the total Memory Idle Power.

7.7.4 Set the ADDRESS PATTERN switch to SEQ. and momentarily depress the RESET and START buttons. The tester should be cycling through memory addresses.

7.7.5 Repeat 7.7.1.

7.7.6 Repeat 7.7.2.

7.7.7 Compute and Record the Total Active Power.

7.8 READ COMPLETE TIMING

7.8.1 Connect the oscilloscope as follows; trigger input jack to the INITIATE PULSE test point, channel A voltage probe to the INITIATE PULSE test point and the channel B voltage probe to the READ COMPLETE test point.

7.8.2 Set the DATA PATTERN switch to MAN and the READ/WRITE switch to READ.

7.8.3 Depress and release the RESET button, then the START button.

7.8.4 Synchronize the oscilloscope on the leading edge of the initiate pulse.
The read complete pulse shall be a negative pulse and shall be generated 500 nanoseconds maximum after the leading edge of the initiate pulse and the duration shall be 250 ns minimum and 450 ns maximum. (All timing relationships shall be measured at the 50% points). Record the pulse delay and duration in the data sheet.

Momentarily depress the STOP button and set the READ/WRITE switch to WRITE. Depress and release the RESET button, then the START button. Set the READ/WRITE switch to READ and momentarily depress the START switch.

Connect the scope channel A voltage probe to the first data output line test point (DO-O). The high-to-low transition on the data output line shall occur prior to (or in coincidence with) the leading edge of the read complete pulse. The low-to-high transition of the data output line shall occur no earlier than 150 nanoseconds following the trailing edge of the read complete pulse. (All timing relationships shall be measured at the 50 percent points). Record the results.

Repeat the measurements of 7.8.7 at each of the remaining 17 data output line test points. Record the results.

7.9

SYSTEM FUNCTIONAL TESTS

7.9.1 Depress and release the RESET button. Set the ADDRESS PATTERN switch to SEQ. Adjust the pulse generator frequency to 600 ± 1.0 KHz. Set the DATA PATTERN switch to SEQ.
Depress and release the START button. The tester will then begin cycling through all memory locations. It steps to the first address, writes a "0", reads a "0", writes a "1" and reads a "1" in all bits in that address word, then steps to the next address, etc. The tester continues this cycle unless an error occurs.

Test for 10 seconds and record any errors. Use the counter to measure the elapsed test time. Depress the STOP button.

Set the READ 1/READ 7 Switch to the READ 7 position. The READ 7 mode causes the tester to write a "0", read a "0" seven times, write a "1", and read a "1" seven times in each memory location.

Depress and release the START button. The Tester will continue to cycle unless an error occurs.

Test for 10 seconds and record any errors.

Depress and release the STOP button. Set the DATA PATTERN switch to MAN and the READ/WRITE switch to WRITE. Set all DATA switches to the DOWN position.

Depress and release the RESET button and then the START button.

Set all DATA switches to the UP position.

Depress and release the RESET button and then the START button.

Set the READ/WRITE switch to READ. Depress and release the RESET button.
7.9.10 Depress and release the START button. Test for one minute. Record any errors.
7.9.11 Depress and release the STOP button.
7.9.12 Set the READ/WRITE switch to WRITE.
7.9.13 Set all DATA switches to the DOWN position. Depress and release the RESET button.
7.9.14 Depress and release the START button. The memory will cycle thru all 4096 addresses one time and stop.
7.9.15 Set the READ/WRITE switch to READ. Depress and release the RESET button.
7.9.16 Depress and release the START button. Run for one minute. Record any errors.
7.9.17 Depress and release the STOP button.
7.10 RANDOM ACCESS CAPABILITY

7.10.1 Set the READ/WRITE switch to WRITE and the ADDRESS PATTERN switch to MAN.

7.10.2 Select an address at random with the ADDRESS switches.

7.10.3 Set the DATA switches in a random pattern. Depress and release the RESET button.

7.10.4 Depress and release the START button. The selected data will be written into the selected address.

7.10.5 Depress and release the Stop button. Set the READ/WRITE switch to READ.

7.10.6 Depress and release the START button. The data in this address location will be read out. If an error occurs, note this in the data sheet.

7.10.7 The operator should select 3 other addresses at random, repeating steps 7.10.2 through 7.10.6 to verify the random access capability.

7.11 NON-VOLATILITY TEST

7.11.1 Set the ADDRESS PATTERN switch to SEQ and the DATA PATTERN switch to MAN.

7.11.2 Set the DATA switches to a random pattern. Depress and release the RESET button. Set the READ/WRITE switch to WRITE.

7.11.3 Depress and release the START button. The tester will run through all 4096 addresses one time and then stop. Set the READ/ WRITE switch to READ.

7.11.4 Turn memory power to OFF.
7.11.5 Depress and release the RESET button.

7.11.6 Turn memory power to ON.

7.11.7 Depress and release the START button. If any errors occur, record them on the data sheet. If no errors occur, no words were disturbed when the power was interrupted.

7.11.8 Depress and release the STOP button.

7.11.9 Repeat 7.11.4 through 7.11.8 four times. Record any errors.

7.12 MEMORY SELECT TEST

7.12.1 Set the ADDRESS PATTERN switch to SEQ and the DATA PATTERN switch to SEQ.

7.12.2 Set the MEMORY SELECT switches to 0000.

7.12.3 Depress and release the RESET button, then the START button. The tester should indicate an error at the first address. Record this address on the data sheet.

7.12.4 Repeat 7.12.3 with the memory select switches set to 0001, 0010, 0011, 0100, 0101, 0110, 0111, 1000, 1001, 1010, 1011, 1100, 1101, and 1110.

7.12.5 Set the MEMORY SELECT switches to 1111.

7.12.6 Set the No. 0 switch on BD1 to the UP position. Depress and release the RESET button, then the START button. Allow the tester to run for 10 seconds. Record any errors. Depress and release the STOP button.
7.13 WORST CASE PATTERN TEST

7.13.1 Set the DATA PATTERN switch and the ADDRESS PATTERN switch to WCl. Turn the WC switch ON. Depress and release the STOP and RESET buttons.

7.13.2 Depress and release the START button. The tester will execute the following sequence:
A. Write a "1" in every bit of every word 2^{10} times.
B. Write a "0" once in every bit of every word under an even numbered word line in the stack.
C. Write a "1" in every bit of every word under an odd numbered word line and read the previously written "0" in every bit of every word under an even numbered word line until the operator sequences to the next group or until an error is detected. The READ light is lit during this cycle.

NOTE: If any error lights are ON when cycle C starts, disregard them and depress RESET one time prior to starting the one minute count. This applies to all worst-case pattern tests.

Run in cycle C for one minute. Record any errors on the data sheet.

7.13.3 Press and release the WC1 SEQ button. The tester will execute the preceding sequence, except "even" and "odd" are interchanged. The WC2^0 and WC2^1 lights will indicate the second WC1 group is under test. Record any errors.
7.13.4 Repeat 7.13.3 for WC1 groups 3 and 4 in which "1" and "0" are interchanged. Record any errors on the data sheet. Depress and release the STOP button. Turn the MEMORY POWER to OFF.

8. TEMPERATURE TEST

The temperature tests shall be conducted under normal laboratory conditions, with the exception of temperature.

8.1 TEST SETUP

Place the unit in the temperature chamber and establish the test setup as shown in Figure 3.

8.2 HIGH TEMPERATURE

Increase the chamber ambient temperature to +85°C ± 3°C. When the chamber has reached this temperature, note the time and set the DATA PATTERN and ADDRESS PATTERN switches to WC1. Turn the WC switch to ON. Turn MEMORY POWER to ON and depress the START button. Using the DVM, adjust the memory power supplies to +5.25 ± 0.02V and -6.40 ± 0.02V. Depress the STOP button.

8.2.1 Repeat paragraphs 7.13.1 through 7.13.4. Record the results.

8.2.2 Set the MEMORY POWER switch to ON. Depress and release the START button. Using the DVM, adjust the memory power supplies to +4.75 ± 0.02V and -5.80 ± 0.02V. Depress the STOP button.

8.2.3 Repeat paragraphs 7.13.1 through 7.13.4. Record the results.

8.2.4 Beginning 50 minutes after the temperature chamber has reached 85°C measure and record, on the data sheet, the thermistor resistance at 10 minute intervals. Do this by connecting the
digital ohmmeter across the THERMISTOR terminals on the interface box. At each measurement, except the first one, calculate the percent change from the previous reading. When the change is less than 5 percent, proceed to paragraph 8.2.5.

8.2.5 Set the ADDRESS PATTERN and DATA PATTERN switches to SEQ. Turn the MEMORY POWER to ON. Using the DVM, adjust the memory power supplies to \(+5.25 \pm 0.02\)V and \(-6.40 \pm 0.02\)V. Measure and record the power supply voltage, current and standby (idle) power (paragraphs 7.7.1 through 7.7.3, except do not readjust the voltages).

8.2.6 Depress the START button. The memory shall run without error for 10 seconds. Record the results.

8.2.7 Adjust the pulse generator frequency to \(500 \pm 1.0\) KHz. Measure and record the operating power (paragraphs 7.7.5 through 7.7.7, except adjust the voltages to \(+5.25 \pm 0.02\)V and \(-6.40 \pm 0.02\)V). Depress the STOP button. Adjust the pulse generator frequency to \(600 \pm 1.0\) KHz.

8.2.8 Repeat paragraphs 7.13.1 through 7.13.4.

8.2.9 Set the MEMORY POWER switch to ON. Depress and release the START button. Using the DVM, adjust the memory power supplies to \(+4.75 \pm 0.02\)V and \(-5.80 \pm 0.02\)V. Depress the STOP button.

8.2.10 Repeat paragraphs 7.13.1 through 7.13.4.
8.2.11 Set the MEMORY POWER switch to ON.
Set the +5V supply to 5.0V ± 0.02 and the -6.1V and to -6.1 ± 0.02V. Set the DATA PATTERN switch to MAN and the ADDRESS PATTERN switch to SEQ. Set the READ/WRITE switch to WRITE. Select a random pattern and push the START pushbutton. The tester will write the data once in each of the 4096 addresses and stop. Set the READ/WRITE switch to READ and push the START pushbutton. The memory shall run without error. After 10 seconds, push the STOP button. Record the results. Set MEMORY POWER to OFF.

8.3 LOW TEMPERATURE
Remove the oven door and let the memory unit cool to approximately room temperature. Place the memory unit in a plastic bag and again seal the chamber.

8.3.1 Decrease the chamber ambient temperature to -40° ± 3°C. When the chamber has reached this temperature, note the time. Monitor the thermistor resistance by connecting the digital ohmmeter across the THERMISTOR terminals on the interface box. When the thermistor resistance has reached 29 Kohms, proceed to paragraph 8.3.2.

8.3.2 Set the DATA PATTERN and ADDRESS PATTERN switches to WC1. Turn the WC switch to ON. Turn MEMORY POWER to ON and depress the START button. Using the DVM, adjust the memory power supplies to +5.25 ± 0.02V and -6.40 ± 0.02V. Depress the STOP button.
8.3.3 Repeat paragraphs 7.13.1 through 7.13.4. Record the results.

8.3.4 Set the MEMORY POWER switch to ON. Depress the START button. Using the DVM, adjust the memory power supplies to +4.75 ± 0.02V and -5.80 ± 0.02V. Depress the STOP button.

8.3.5 Repeat paragraphs 7.13.1 through 7.13.4. Record the results.

8.3.6 Beginning 150 minutes after the chamber temperature has reached -40°C, measure and record, in the data sheet, the thermistor resistance at 10 minute intervals. At each measurement, except the first one, calculate the percent change from the previous reading. When the change is less than 5 percent proceed to paragraph 8.3.7.

8.3.7 Depress the START button. The memory shall run without error for 10 seconds. Depress the STOP button and record the results.

8.3.8 Set the +5V supply to 5.25V ± .02V and the -6.1V supply to -6.40 ± .02V. Measure and record the power supply volt & the standby power (paragraphs 7.7.1 through 7.7.3, except do not readjust the voltages).

8.3.9 Adjust the pulse generator frequency to 500 ± 1.0 KHz. Set the DATA PATTERN and ADDRESS PATTERN switches to SEQ. Push the START pushbutton. Measure and record, in the data sheet, the operating power (paragraphs 7.7.5 through 7.7.7, except adjust the voltages to +5.25 ± 0.02V and -6.40 ± 0.02V).

Adjust the pulse generator frequency to 600 ± 1.0 KHz.
8.3.10 Set the +5V supply to +4.75 ± .02V and the -6.1V supply to -5.80 ± .02V. Push the RESET pushbutton. The memory shall run without error for one minute. Depress the STOP button. Record the results in the data sheet.

8.3.11 Repeat paragraphs 7.13.1 through 7.13.4.

8.3.12 Set the MEMORY POWER switch to ON. Depress and release the START button. Using the DVM, adjust the memory power supplies to +5.25 ± 0.02V and -6.40 ± 0.02V. Depress the STOP button.

8.3.13 Repeat paragraphs 7.13.1 through 7.13.4.

8.3.14 Turn the memory power OFF.

9. VACUUM TEST

9.1 SETUP

9.1.1 Verify that the MEMORY POWER switch on the Interface Box is in the OFF position. Turn the coarse voltage controls fully counterclockwise on all three power supplies. Connect the equipment as shown in Figure 3. Turn on power to all memory associated test equipment.
9.1.2 Set the Tester and Interface Box controls as follows and maintain these control settings unless otherwise directed in the individual tests.

<table>
<thead>
<tr>
<th>CONTROL</th>
<th>SETTING</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>TESTER</strong></td>
<td></td>
</tr>
<tr>
<td>BD1-BD4 (24 Switches)</td>
<td>UP</td>
</tr>
<tr>
<td>Tape Reader Power</td>
<td>Light Off</td>
</tr>
<tr>
<td>Run-OFF-Rewind Switch</td>
<td>OFF</td>
</tr>
<tr>
<td>Tester Power</td>
<td>Light ON</td>
</tr>
<tr>
<td>ADDRESS Switches</td>
<td>DOWN</td>
</tr>
<tr>
<td>DATA Switches</td>
<td>DOWN</td>
</tr>
<tr>
<td>READ/WRITE</td>
<td>READ</td>
</tr>
<tr>
<td>WORD LENGTH</td>
<td>24</td>
</tr>
<tr>
<td>READ 1/READ 7 Switch</td>
<td>READ 7</td>
</tr>
<tr>
<td>ADDRESS PATTERN</td>
<td>SEQ</td>
</tr>
<tr>
<td>DATA PATTERN</td>
<td>SEQ</td>
</tr>
<tr>
<td>FREQUENCY</td>
<td>EXT</td>
</tr>
<tr>
<td><strong>INTERFACE BOX</strong></td>
<td></td>
</tr>
<tr>
<td>MEMORY SELECT SWITCHES</td>
<td>All 2.4V</td>
</tr>
<tr>
<td>INPUT CURRENT SWITCH</td>
<td>GND</td>
</tr>
<tr>
<td>OUTPUT PULLUP RESISTOR</td>
<td>$4.5V</td>
</tr>
<tr>
<td>INITIATE PULSE SWITCH</td>
<td>PULSE</td>
</tr>
<tr>
<td>WC2 SWITCH</td>
<td>OFF</td>
</tr>
<tr>
<td>WC SWITCH</td>
<td>OFF</td>
</tr>
<tr>
<td>MEMORY POWER</td>
<td>OFF</td>
</tr>
</tbody>
</table>
9.1.3 Push the STOP button. Turn on all three power supplies. Using the DVM, adjust the Interface Box supply to +5.0 ± 0.1V. Set the memory supplies to approximately +5V and -6V. Set the MEMORY POWER switch to ON. Using the DVM, adjust the memory supplies to +5.0 ± 0.1V and -6.1 ± 0.1V. Set the memory power switch to OFF.

9.1.4 Using the scope, adjust the Pulse Generator for +3.0 ± 0.1V positive pulses of 450 ± 10 nanoseconds duration (measured at the 50% points). Using the counter, adjust the rep rate to 600 ± 1.0 KHz. The pulse generator must be terminated in 50 ohms and connected to the tester when making these adjustments. Just prior to starting the environmental test, proceed to the next applicable paragraph.

9.2 TEST

Push the tester STOP and RESET pushbuttons. Turn the MEMORY POWER ON and push the START pushbutton on the tester. The tester will write a "0", read a "0" seven times in all data bits, write a "1", read a "1" seven times in all bits, step to the next address and repeat the same sequence. The tester will keep cycling until an error occurs. Record any bit errors. Proceed immediately to paragraph 9.2.1.
9.2.1 While monitoring the tester for errors, start the vacuum chamber pump and pump the air out of the vacuum chamber at a rate such that the pressure inside the chamber drops to 7 mmHg in less than five minutes. Record any errors.

9.2.2 Continue pumping the chamber until the pressure \(10^{-5}\) mmHg. In order to reach this pressure, the test may last several hours. Therefore, one hour after the test has started, the memory and tester may be turned off by pushing the STOP pushbutton on the tester, turning the MEMORY POWER OFF and turning the TESTER POWER OFF. After the chamber has reached \(10^{-5}\) mmHg, test the memory as outlined in paragraph 7.13. Record any errors. Push the memory STOP pushbutton, turn the MEMORY POWER OFF, turn the TESTER POWER OFF and return the memory to one atmosphere pressure.

10. VIBRATION TEST

The following vibration tests are to be performed in three mutually perpendicular axes. The tests include sine sweep and random vibration, and the levels to be used are described below in the individual tests. These levels are inputs to the base or mounting bracket of the unit under test. The unit shall be functionally tested during the vibration testing to insure correct operation. Prior to performing the random vibration a spectral analysis of the tester input shall be performed to insure that the random vibration input is within the specified limits. The analysis
shall be plotted and the data sheet kept as part of the test data. For information only, an accelerometer shall be mounted on the top surface of the housing while testing the X and Z axes. Plot the output from this accelerometer and file as part of the test data.

10.1 SINE SWEEP TEST

10.1.1 Verify that the MEMORY POWER switch is in the OFF position. Turn the coarse voltage controls fully counterclockwise on all three power supplies.
Connect the equipment as shown in Figure 3 and turn on power to all memory associated test equipment.
Mount the memory unit on the shake table so as to be vibrated in the vertical (Y) axis as shown in Figure 4. (The axis order may be varied for convenience).

10.1.2 Push the STOP and RESET buttons. Turn the MEMORY POWER ON.
Perform a sine sweep over the frequency range of 5-2000 Hz at the levels listed below:

<table>
<thead>
<tr>
<th>FREQUENCY RANGE</th>
<th>TEST LEVEL</th>
</tr>
</thead>
<tbody>
<tr>
<td>5-25 Hz</td>
<td>0.33 in DA</td>
</tr>
<tr>
<td>24-110 Hz</td>
<td>10G PEAK</td>
</tr>
<tr>
<td>110-2000 Hz</td>
<td>5g PEAK</td>
</tr>
</tbody>
</table>

The sweep rate is to be 2 octaves per minute. During the sweep, repeatedly perform the tests of paragraph 7.13. Record any bit errors in the Qual Test Data Sheet. Push the STOP button.
10.2 RANDOM VIBRATION

10.2.1 Perform the spectral analysis specified in paragraph 10. While applying the following random vibration input, repeatedly perform the tests of paragraph 7.13.

<table>
<thead>
<tr>
<th>FREQUENCY RANGE</th>
<th>TEST LEVEL</th>
<th>TOLERANCE</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 Hz</td>
<td>.0044g$^2$/Hz</td>
<td>± 3db</td>
</tr>
<tr>
<td>15-70 Hz</td>
<td>LINEAR INCREASE</td>
<td>Log-Log Plot</td>
</tr>
<tr>
<td>70-1000 Hz</td>
<td>.138 g$^2$/Hz</td>
<td>± 3db</td>
</tr>
<tr>
<td>100-400 Hz</td>
<td>LINEAR DECREASE</td>
<td>Log-Log Plot</td>
</tr>
<tr>
<td>400-2000 Hz</td>
<td>.0089 g$^2$/Hz</td>
<td>± 3db</td>
</tr>
</tbody>
</table>

The test time is to be 2 minutes per axis.

Record any errors in the Data Record.

10.22 Repeat paragraph 10.1.2 and 10.2, in the two other mutually perpendicular axes as shown in Figure 4. Push the STOP button.

Turn the MEMORY POWER OFF and then turn the TESTER POWER OFF.

11. SHOCK TEST

Two shocks in each direction shall be applied along the three mutually perpendicular axes of the LP RASM (total of 6 shocks).

11.1 SETUP

Verify that the MEMORY POWER switch is in the OFF position. Turn the coarse voltage controls fully counterclockwise on all three power supplies. Connect the equipment as shown in Figure 3 and apply power to all memory associated test equipment. Set the controls as shown in para. 9.1.2 and perform para. 9.1.3 and 9.1.4. Mount the LP RASM on the shock table so as to apply
the shock in the vertical (Y) axis as shown in Figure 5. (The axes order may be varied for convenience).

11.2 TEST

11.2.1 Push the STOP and RESET buttons. Turn the MEMORY POWER ON and push the START button. The tester is now testing the LP RASM for bit errors. Apply a half sine shock pulse of 30 g's for a duration of 6 milliseconds. Record any bit errors. Push the STOP button.

11.2.2 Push the RESET and START buttons. Apply a half sine shock pulse of 30 g's for a duration of 12 milliseconds. Record any bit errors.

11.2.3 Repeat para. 11.2.1 and 11.2.2 for each of the other two directions as shown in Figure 5. Push the STOP button. Turn the MEMORY POWER OFF and then turn the TESTER POWER OFF.

12. FINAL FUNCTIONAL TESTS

To insure that the memory is still operating properly, perform all the tests of paragraph 7. Record the data.
FIGURE 1. LP RASM OUTLINE DIMENSIONS
FIGURE 2. TEST SET UP
FIGURE 3. TEST SET UP
FIGURE 4. VIBRATION AXES
NOTE: ARROWS INDICATE DIRECTION OF SHOCK APPLIED TO THE LP RASM

FIGURE 5. SHOCK DIRECTIONS
<table>
<thead>
<tr>
<th>LTR</th>
<th>DESCRIPTION</th>
<th>DATE</th>
<th>APPROVE</th>
</tr>
</thead>
<tbody>
<tr>
<td>X1</td>
<td>Initial Release</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>X2</td>
<td>Incorporated changes prior to First Usage</td>
<td>3-16-73</td>
<td>H. Tweed</td>
</tr>
<tr>
<td>X3</td>
<td>Change -6.9V to -6.1V</td>
<td>6-18-73</td>
<td>H. Tweed</td>
</tr>
<tr>
<td>X4</td>
<td>Change 6000mw to 7000mw, pages 10, 17, 19, 30. Change weight from 6.0 to 6.5 pounds, page 2.</td>
<td>7-24-73</td>
<td>H. Tweed</td>
</tr>
</tbody>
</table>

Asterisk indicates data which is nonmandatory - for information only.
1. **SCOPE**

This test data sheet is to be used to record data as required by the Acceptance Test Procedure for the Low Power Random Access Spacecraft Memory.

2. **REFERENCE INFORMATION**

3. **SPECIFICATIONS APPLICABLE**

- S-562-P-24
- Low Power Random Access Spacecraft Memory

- 12-P13722D
- Acceptance Test Procedure, Low Power Random Access Spacecraft Memory

3. **TEST DATA**

Unit S/N 101

Start Date of Tests 10-25-73

Tested by

4. **PHYSICAL CHARACTERISTICS**

4.1 **WEIGHT**

Weight of LP-RASM = 6.25 pounds

Limit 6.5 pounds

---

**MOTOROLA INC.**

Government Electronics Division

94990

12-P13722D

Scale 75
Date of Test 10-25-7?
Tested By [Name]

6.2 DIMENSIONS

X = 2.919 inches

Y = 8.632 inches

Z = 9.971 inches

D = 6.328 inches

M = 7.180 inches

V = H X W X D = 159.45 inches$^3$

\[ \leq 160 \text{ inches}^3 \]
7.4 CHASSIS ISOLATION
   Impedance ≥ 10 ma

7.5 INPUT SIGNAL LOADING

7.5.2 Current from INITIATE PULSE to Gnd 0.09 ma ≤ 2 ma
   Current from 2.4V to INITIATE PULSE 0.1 μa ≤ 20 μa

7.5.3 Current from MEM SEL 1 to Gnd 0.629 ma ≤ 2 ma
   Current from 2.4V to MEM SEL 1 0.09 μa ≤ 20 μa

7.5.4 Current from MEM SEL 2 to Gnd 0.671 ma ≤ 2 ma
   Current from 2.4V to MEM SEL 2 0.58 μa ≤ 20 μa
   Current from MEM SEL 3 to Gnd 0.676 ma ≤ 2 ma
   Current from 2.4V to MEL SEL 3 0.62 μa ≤ 20 μa
   Current from MEM SEL 4 to Gnd 0.633 ma ≤ 2 ma
   Current from 2.4V to MEM SEL 4 0.12 μa ≤ 20 μa

7.5.5 Current from READ/WRITE to Gnd 0.761 ma ≤ 2 ma
   Current from 2.4V to READ/WRITE 2.06 μa ≤ 20 μa

7.5.6 Current from ADDRESS 20 to Gnd 0.921 ma ≤ 2 ma
   Current from 2.4V to ADDRESS 20 0.66 μa ≤ 20 μa
Current from ADDRESS $2^1$ to Gnd $923 \text{ ma}$

Current from 2.4V to ADDRESS $2^1$ $20 \mu\text{a}$

Current from ADDRESS $2^2$ to Gnd $931 \text{ ma}$

Current from 2.4V to ADDRESS $2^2$ $20 \mu\text{a}$

Current from ADDRESS $2^3$ to Gnd $931 \text{ ma}$

Current from 2.4V to ADDRESS $2^3$ $64 \mu\text{a}$

Current from ADDRESS $2^4$ to Gnd $927 \text{ ma}$

Current from 2.4V to ADDRESS $2^4$ $63 \mu\text{a}$
Current from ADDRESS 2\(^6\) to Gnd \(\leq 2\,\text{ma}\)  
Current from 2.4V to ADDRESS 2\(^6\) \(\leq 20\,\mu\text{A}\)

Current from ADDRESS 2\(^7\) to Gnd \(8.1\,\text{ma}\)  
Current from 2.4V to ADDRESS 2\(^7\) \(\leq 20\,\mu\text{A}\)

Current from ADDRESS 2\(^8\) to Gnd \(937\,\mu\text{A}\)  
Current from 2.4V to ADDRESS 2\(^8\) \(\leq 20\,\mu\text{A}\)

Current from ADDRESS 2\(^9\) to Gnd \(897\,\mu\text{A}\)  
Current from 2.4V to ADDRESS 2\(^9\) \(\leq 20\,\mu\text{A}\)

Current from ADDRESS 2\(^{10}\) to Gnd \(917\,\mu\text{A}\)  
Current from 2.4V to ADDRESS 2\(^{10}\) \(\leq 20\,\mu\text{A}\)

Current from ADDRESS 2\(^{11}\) to Gnd \(846\,\mu\text{A}\)  
Current from 2.4V to ADDRESS 2\(^{11}\) \(\leq 20\,\mu\text{A}\)

Current from DATA IN BIT 0 to Gnd \(972\,\mu\text{A}\)  
Current from 2.4V to DATA IN BIT 0 \(\leq 20\,\mu\text{A}\)

\(\checkmark\)
Current from DATA IN BIT 1 to Gnd  **972** ma ≤ 2 ma
Current from 2.4V to DATA IN BIT 1  **23** μa ≤ 20 μa

Current from DATA IN BIT 2 to Gnd  **984** ma ≤ 2 ma
Current from 2.4V to DATA IN BIT 2  **121** μa ≤ 20 μa

Current from DATA IN BIT 3 to Gnd  **854** ma ≤ 2 ma
Current from 2.4V to DATA IN BIT 3  **93** μa ≤ 20 μa

Current from DATA IN BIT 4 to Gnd  **858** ma ≤ 2 ma
Current from 2.4V to DATA IN BIT 4  **101** μa ≤ 20 μa

Current from DATA IN BIT 5 to Gnd  **841** ma ≤ 2 ma
Current from 2.4V to DATA IN BIT 5  **101** μa ≤ 20 μa

Current from DATA IN BIT 6 to Gnd  **182** ma ≤ 2 ma
Current from 2.4V to DATA IN BIT 6  **101** μa ≤ 20 μa

Current from DATA IN BIT 7 to Gnd  **122** ma ≤ 2 ma
Current from 2.4V to DATA IN BIT 7  **69** μa ≤ 20 μa

Current from DATA IN BIT 8 to Gnd  **143** ma ≤ 2 ma
Current from 2.4V to DATA IN BIT 8  **103** μa ≤ 20 μa

Current from DATA IN BIT 9 to Gnd  **843** ma ≤ 2 ma
Current from 2.4V to DATA IN BIT 9  **80** μa ≤ 20 μa
Current from DATA IN BIT 10 to Gnd \(0.834\) ma \(\leq 2\) ma
Current from 2.4V to DATA IN BIT 10 \(7.0\) \(\mu\)a \(\leq 20\) \(\mu\)a

Current from DATA IN BIT 11 to Gnd \(0.826\) ma \(\leq 2\) ma
Current from 2.4V to DATA IN BIT 11 \(68\) \(\mu\)a \(\leq 20\) \(\mu\)a

Current from DATA IN BIT 12 to Gnd \(0.839\) ma \(\leq 2\) ma
Current from 2.4V to DATA IN BIT 12 \(92\) \(\mu\)a \(\leq 20\) \(\mu\)a

Current from DATA IN BIT 13 to Gnd \(0.832\) ma \(\leq 2\) ma
Current from 2.4V to DATA IN BIT 14 \(80\) \(\mu\)a \(\leq 20\) \(\mu\)a

Current from DATA IN BIT 14 to Gnd \(0.839\) ma \(\leq 2\) ma
Current from 2.4V to DATA IN BIT 14 \(80\) \(\mu\)a \(\leq 20\) \(\mu\)a

Current from DATA IN BIT 15 to Gnd \(0.835\) ma \(\leq 2\) ma
Current from 2.4V to DATA IN BIT 15 \(90\) \(\mu\)a \(\leq 20\) \(\mu\)a

Current from DATA IN BIT 16 to Gnd \(0.832\) ma \(\leq 2\) ma
Current from 2.4V to DATA IN BIT 17 \(59\) \(\mu\)a \(\leq 20\) \(\mu\)a

Current from DATA IN BIT 17 to Gnd \(0.832\) ma \(\leq 2\) ma
Current from 2.4V to DATA IN BIT 17 \(\text{1.04 mA} \leq 20\) \(\mu\)a
7.6 VERIFICATION OF OPEN COLLECTOR ON OUTPUT SIGNALS

7.6.3 READ COMPLETE voltage $\leq 80$ mv $\leq 100$ mv

7.6.4 DATA OUT BIT 0 voltage $\leq 80$ mv $\leq 100$ mv
DATA OUT BIT 1 voltage $\leq 80$ mv $\leq 100$ mv
DATA OUT BIT 2 voltage $\leq 80$ mv $\leq 100$ mv
DATA OUT BIT 3 voltage $\leq 80$ mv $\leq 100$ mv
DATA OUT BIT 4 voltage $\leq 80$ mv $\leq 100$ mv
DATA OUT BIT 5 voltage $\leq 80$ mv $\leq 100$ mv
DATA OUT BIT 6 voltage $\leq 80$ mv $\leq 100$ mv
DATA OUT BIT 7 voltage $\leq 80$ mv $\leq 100$ mv
DATA OUT BIT 8 voltage $\leq 80$ mv $\leq 100$ mv
DATA OUT BIT 9 voltage $\leq 80$ mv $\leq 100$ mv
DATA OUT BIT 10 voltage $\leq 80$ mv $\leq 100$ mv
DATA OUT BIT 11 voltage $\leq 80$ mv $\leq 100$ mv
DATA OUT BIT 12 voltage $\leq 80$ mv $\leq 100$ mv
DATA OUT BIT 13 voltage $\leq 80$ mv $\leq 100$ mv
DATA OUT BIT 14 voltage $\leq 80$ mv $\leq 100$ mv
DATA OUT BIT 15 voltage $\leq 80$ mv $\leq 100$ mv
DATA OUT BIT 16 voltage $\leq 80$ mv $\leq 100$ mv
DATA OUT BIT 17 voltage $\leq 80$ mv $\leq 100$ mv
S/N 101  Date of Test 10-25-73
Tested By  

7.7  POWER CONSUMPTION (25°C)

7.7.1 Memory +5V Voltage 5.003 Volts
Memory -6.1V Voltage -6.104 Volts
+5V Current 10.5 ma
+5V Power 52.5 mw

7.7.2 Memory -6.1V Current 3.2 ma
Memory -6.1V Power 19.5 mw

7.7.3 Total Memory Idle Power 72.0 mw  170 mw max

7.7.5 Memory +5V Voltage 5.00 Volts
Memory -6.1V Voltage -6.10 Volts
+5V Current 6.75 ma
+5V Power 23.75 mw

7.7.6 Memory -6.1V Current 165 ma
Memory -6.1V Power 1606.5 mw

7.7.7 Total Active Power 4381.5 mw  7000 mw max.

7.8  READ COMPLETE TIMING

7.8.5 Delay 360 ns  500 ns max.
Duration 300 ns  250 ns min
450 ns max.
 Date of Test 10-25-23 
Tested by 

7.8.7 & 7.8.8 READ COMPLETE/DATA OUTPUT TIMING

<table>
<thead>
<tr>
<th>DO</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>OK X REJECT</td>
</tr>
<tr>
<td>1</td>
<td>OK X REJECT</td>
</tr>
<tr>
<td>2</td>
<td>OK X REJECT</td>
</tr>
<tr>
<td>3</td>
<td>OK X REJECT</td>
</tr>
<tr>
<td>4</td>
<td>OK X REJECT</td>
</tr>
<tr>
<td>5</td>
<td>OK X REJECT</td>
</tr>
<tr>
<td>6</td>
<td>OK X REJECT</td>
</tr>
<tr>
<td>7</td>
<td>OK X REJECT</td>
</tr>
<tr>
<td>8</td>
<td>OK X REJECT</td>
</tr>
<tr>
<td>9</td>
<td>OK X REJECT</td>
</tr>
<tr>
<td>10</td>
<td>OK X REJECT</td>
</tr>
<tr>
<td>11</td>
<td>OK X REJECT</td>
</tr>
<tr>
<td>12</td>
<td>OK X REJECT</td>
</tr>
<tr>
<td>13</td>
<td>OK X REJECT</td>
</tr>
<tr>
<td>14</td>
<td>OK X REJECT</td>
</tr>
<tr>
<td>15</td>
<td>OK X REJECT</td>
</tr>
<tr>
<td>16</td>
<td>OK X REJECT</td>
</tr>
<tr>
<td>17</td>
<td>OK X REJECT</td>
</tr>
</tbody>
</table>

LIMITS

REJECT

REFER TO TEST PROC.

INC. SIZE CODE IDENT NO. DWG NO.

MOTOROLA INC.

8201 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA 85252

12-P13721D
7.9 SYSTEM FUNCTIONAL TEST

7.9.2 Did an error occur?
No [X] Yes ____ Address ____ Bits ____ 0 errors

7.9.4 Did an error occur?
No [X] Yes ____ Address ____ Bits ____ 0 errors

7.9.10 Did an error occur?
No [X] Yes ____ Address ____ Bits ____ 0 errors

7.9.16 Did an error occur?
No [X] Yes ____ Address ____ Bits ____ 0 errors

7.10 RANDOM ACCESS CAPABILITY

7.10.6 Did an error occur?
No [X] Yes ____ Address ____ Bits ____ 0 errors

7.10.7 Did an error occur?
a) No [X] Yes ____ Address ____ Bits ____ 0 errors
b) No X
   Yes Address _____ Bits _____ 0 errors

c) No X
   Yes Address _____ Bits _____ 0 errors

7.11 NON-VOLATILITY TEST

7.11.7 Did an error occur?
   & No X

7.11.9 Yes Address _____ Bits _____ 0 errors

7.12 MEMORY SELECT TEST

7.12.3 Address 0000 (Octal)

7.12.4 Address 0001 0000 (Octal)
   0000
   0010 0000 (Octal)
   0011 0000 (Octal)
   0100 0000 (Octal)
   0101 0000 (Octal)
   0110 0000 (Octal)
   0111 0000 (Octal)
   1000 0000 (Octal)
   1001 0000 (Octal)
   1010 0000 (Octal)
S/N 101

Date of Test 10-25-73
Tested By Limit

Table:

<table>
<thead>
<tr>
<th>Address</th>
<th>Octal</th>
<th>Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>1011</td>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td>1100</td>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td>1101</td>
<td>0020</td>
<td>0000</td>
</tr>
<tr>
<td>1110</td>
<td>0020</td>
<td>0000</td>
</tr>
</tbody>
</table>

7.12.6 Did an error occur?
No
Yes Address Bits 0 errors

7.13 WORST CASE PATTERN TEST

7.13.2 Did an error occur?
No
Yes Address Bits 0 errors

7.13.3 Did an error occur?
No
Yes Address Bits 0 errors

MOTOROLA INC.

Government Electronics Division

8201 E. McDowell Road
SCOTTSDALE, ARIZONA 85252

SCALE REVISION SHEET

AV-2-B-199H-103A-3 69 DWG FORMAT
a) Did an error occur?
   No  
   Yes  Address  Bit  0 errors

b) Did an error occur?
   No  
   Yes  Address  Bit  0 errors
8. TEMPERATURE TEST +85°C at 10:45 A

8.2.1 Did any errors occur?
No ☒
Yes ______ Address _______ 0 Errors

8.2.3 Did any errors occur?
No ☒
Yes ______ Address _______ 0 Errors

8.2.4 HIGH TEMPERATURE

Thermal Resistance
50 minutes 1.950 K ohms
60 minutes 1.809 K ohms % change 7.2
70 minutes 1.722 K ohms % change 4.8
80 minutes ____ K ohms % change ______
90 minutes ____ K ohms % change ______

8.2.5 -6.1V Voltage -6.40 Volts +5V Voltage 5.25 Volts
-6.1V Current 5.0 ma +5V Current 11.6 ma
-6.1V Power 32 mw +5V Power 60.9 mw

Total Memory Idle Power 92.9 mw 170 mw max.

MOTOROLA INC.
Government Electronics Division

SIZE CODE IDENT NO. DWG NO. 12-P13721D 89
A 94990 16

SCALE REVISION SHEET 16

AV-2-B-199H-106A-3 69 DWG FORMAT
8.3.6 Did an error occur?
No
Yes Address _____ Bit _____ 0 errors

8.2.7
-6.1V Voltage -6.40 Volts +5V Voltage 5.25 Volts
-6.1V Current 306 ma +5V Current 825 ma
-6.1V Power 1958.4 mw +5V Power 4334.3 mw

Total Memory Operate Power 6289.7 mw 7000 mw max.

8.2.8 WC a) Did an error occur?
No
Yes Address _____ Bits _____ 0 Errors

WC b) Did an error occur?
No
Yes Address _____ Bits _____ 0 Errors

WC c) Did an error occur?
No
Yes Address _____ Bits _____ 0 Errors

WC d) Did an error occur?
No
Yes Address _____ Bits _____ 0 Errors
S/N 101

DATE of TEST 10-25-73
Tested by

8.2.10 Did any errors occur?
No X
Yes Address
Bits

8.2.11 Did an error occur?
No X
Yes Address

8.3 Low Temperature -40°C at 1:35 P
8.3.3 Did any errors occur?
No X
Yes Address

8.3.5 Did any errors occur?
No X
Yes Address

Limits
0 Errors

MOTOROLA INC.
Government Electronics Division

SIZE CODE IDENT NO. DWG NO.
A 94990 12-P13721D

SCALE REVISION SHEET 18
8.3.6 LOW TEMPERATURE
Thermal Resistance
150 minutes 144.0 K ohms
160 minutes 148.4 K ohms % change
170 minutes __ K ohms % change
180 minutes __ K ohms % change
190 minutes __ K ohms % change

8.3.7 Did an error occur?
No X
Yes ___ Address _____ Bits _____ 0 Errors

8.3.8 -6.1V Voltage -6.40 Volts +5V Voltage 5.25 Volts
-6.1V Current 10.9 ma +5V Current 11.0 ma
-6.1V Power 69.8 mw +5V Power 57.8 mw

Total Memory Idle Power 127.6 mw
170 mw max.

8.3.9 -6.1V Voltage -6.40 Volts +5V Voltage 5.25 Volts
-6.1V Current 285 ma +5V Current 743 ma
-6.1V Power 1824 mw +5V Power 3900.8 mw

Total Memory Operate Power 5724.8 mw
7000 mw max.
8.3.10 Did an error occur?

No

Yes Address Bits 0 Errors

8.3.11 WC a) Did an error occur?

No

Yes Address Bits 0 Errors

WC b) Did an error occur?

No

Yes Address Bits 0 Errors

WC c) Did an error occur?

No

Yes Address Bits 0 Errors

WC d) Did an error occur?

No

Yes Address Bits 0 Errors

8.3.13 Did any errors occur?

No

Yes Address Bits 0 Errors
<table>
<thead>
<tr>
<th>TIME</th>
<th>PRESSURE (mm Hg A)</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0930</td>
<td>1x10^-4</td>
<td></td>
</tr>
<tr>
<td>0935</td>
<td>1x10^-3</td>
<td></td>
</tr>
<tr>
<td>1030</td>
<td>2.5x10^-5</td>
<td></td>
</tr>
<tr>
<td>1120</td>
<td>1.3x10^-4</td>
<td></td>
</tr>
<tr>
<td>1215</td>
<td>1.7x10^-5</td>
<td></td>
</tr>
<tr>
<td>1300</td>
<td>2.3x10^-6</td>
<td></td>
</tr>
<tr>
<td>1330</td>
<td>6.5x10^-6</td>
<td></td>
</tr>
<tr>
<td>1400</td>
<td>6x10^-6</td>
<td></td>
</tr>
<tr>
<td>1430</td>
<td>5.3x10^-6</td>
<td></td>
</tr>
<tr>
<td>1500</td>
<td>5x10^-6</td>
<td></td>
</tr>
<tr>
<td>1530</td>
<td>4.6x10^-6</td>
<td></td>
</tr>
<tr>
<td>1600</td>
<td>4.3x10^-6</td>
<td></td>
</tr>
<tr>
<td>0845</td>
<td>1.3x10^-5</td>
<td>Go To Hi Vac.</td>
</tr>
<tr>
<td>0900</td>
<td>6.3x10^-6</td>
<td></td>
</tr>
<tr>
<td>0935</td>
<td>7.9x10^-6</td>
<td></td>
</tr>
<tr>
<td>1025</td>
<td>3.5x10^-6</td>
<td></td>
</tr>
<tr>
<td>1105</td>
<td>3.5x10^-6</td>
<td></td>
</tr>
<tr>
<td>1150</td>
<td>2.1x10^-6</td>
<td></td>
</tr>
<tr>
<td>1215</td>
<td>2.7x10^-6</td>
<td>VENT To Atm.</td>
</tr>
</tbody>
</table>

Date: 10/26/71
Project: 3199
Model: SPEGL
Specification: X10^-5 & X10^-6
Serial:
Operator: JOE HOLLER
Vacuum System No. 3
Observer: KEN CARPENTER

HIGH VACUUM TEST

2/60 1972
9. VACUUM TEST
9.2 Did Any Bit Errors Occur?
No X
Yes Address ___ Bits ___ 0 Errors

9.2.1 Fast Decompression
Date 10-26-73 Tested by KHE

Did Any Bit Errors Occur?
No X
Yes Address ___ Bits ___ 0 Errors

9.2.2 Hard Vacuum
Date 10-29-73 Tested by KHE

Did Any Bit Errors Occur?
No X
Yes Address ___ Bits ___ 0 Errors

10. VIBRATION TEST
Date 10-29-73 Tested by KHE

SINE SWEEP
Axis X - Did Any Bit Errors Occur?
No X
Yes Freq ___ Address ___ Bits ___ 0 Errors
<table>
<thead>
<tr>
<th>Axis</th>
<th>Time Start</th>
<th>Time Stop</th>
<th>Total Time</th>
<th>1/1 EDPH</th>
<th>G rms</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>15:35</td>
<td>15:36</td>
<td>20 sec</td>
<td></td>
<td>5.64g</td>
<td>shaped random</td>
</tr>
<tr>
<td>X</td>
<td>15:49</td>
<td>15:50</td>
<td>20 sec</td>
<td></td>
<td>5.64g</td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>16:23</td>
<td>16:25</td>
<td>2 min</td>
<td></td>
<td>5.64g</td>
<td>shaped random</td>
</tr>
<tr>
<td>X</td>
<td>16:30</td>
<td>16:31</td>
<td>1 sec</td>
<td>1.33</td>
<td>10 F 5.0</td>
<td>5 - 2 KHz  Plot 9</td>
</tr>
<tr>
<td>Y</td>
<td>19:17</td>
<td>19:19</td>
<td>2 min</td>
<td></td>
<td>5.64g</td>
<td>shaped random noise</td>
</tr>
<tr>
<td>Y</td>
<td>19:23</td>
<td>19:27</td>
<td>4 sec</td>
<td>1.33</td>
<td>10 F 5.0</td>
<td>5 - 2 KHz</td>
</tr>
</tbody>
</table>
FILTER B.W. 1.5 Hz SCAN RATE 1.125 Hz AVG. TIME 10 SECONDS
2.10 Hz SCAN RATE 2.25 Hz AVG. TIME 10 SECONDS
3.20 Hz SCAN RATE 3.5 Hz AVG. TIME 10 SECONDS
4.50 Hz SCAN RATE 4.25 Hz AVG. TIME 10 SECONDS

FREQ. RANGE 1.5-20 Hz MOTOROLA REF. 100-2K

Response acceleration (lin-axis) top of unit
FILTER B.W. 1.5 Hz SCAN RATE 1.125 Hz AVG. TIME 10. SECONDS
2.10 Hz SCAN RATE 2.25 Hz AVG. TIME 10. SECONDS
3.20 Hz SCAN RATE 3.5 Hz AVG. TIME 10. SECONDS
4.50 Hz SCAN RATE 4.5 Hz AVG. TIME 10. SECONDS

FREQ. RANGE 1.25-20 Hz MOTOROLA S
**SHOCK TEST**

(DROP)

Sheet 1 of 19/12

Project 7/95

Unit PWA

Operator Joe M. (nn)

Observer Ken C. M. (nn)

Vibration Mounts None

No. of drops on each axis: Total of 6

Acceleration $30 \times 1/2$ g

Duration 6 Milliseconds $\pm 10\%$

---

| Axis | Face | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |
|------|------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|----|
| A    | 1    | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
|      | 2    | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| B    | 1    | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
|      | 2    | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| C    | 1    | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
|      | 2    | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Notes:
1. Opposed 15 Hz, 5' close, 25' high, 60' away.
2. @ 4 kHz, 1.5' away, 15' close, 25' high, 60' away.
3. Opposed 15 Hz, 5' close, 25' high, 60' away.
4. Opposed 15 Hz, 5' close, 25' high, 60' away.
5. Opposed 15 Hz, 5' close, 25' high, 60' away.

Date 11-2-73

[Graph and Table]
Axis X - Did Any Bit Errors Occur?

No

Yes ___ Freq ___ Address ___ Bits ___ 0 Errors

Axis Z - Did Any Bit Errors Occur?

No

Yes ___ Freq ___ Address ___ Bits ___ 0 Errors

RANDOM VIBRATION

Axis X - Did Any Bit Errors Occur?

No

Yes ___ Freq ___ Address ___ Bits ___ 0 Errors

Axis Y - Did Any Bit Errors Occur?

No

Yes ___ Freq ___ Address ___ Bits ___ 0 Errors

Axis Z - Did Any Bit Errors Occur?

No

Yes ___ Freq ___ Address ___ Bits ___ 0 Errors

SHOCK TEST

Date 11-2-73  Tested By HVE

6 MILLISECOND DURATION SHOCK

Y Direction - Did Any Bit Errors Occur?

No

Yes ___ Address ___ Bits ___ 0 Errors
Date of Test: 11-2-73
Tested by: B26

Z Direction - Did Any Bit Errors Occur?
No
Yes Address _______ Bits ________ 0 Errors

X Direction - Did Any Bit Errors Occur?
No
Yes Address _______ Bits ________ 0 Errors

12 MILISECOND DURATION SHOCK

Y Direction - Did Any Bit Errors Occur?
No
Yes Address _______ Bits ________ 0 Errors

Z Direction - Did Any Bit Errors Occur?
No
Yes Address _______ Bits ________ 0 Errors

X Direction - Did Any Bit Errors Occur?
No
Yes Address _______ Bits ________ 0 Errors
7.4 CHASSIS ISOLATION

Impedance \( \geq 10 \, \text{M} \Omega \)

Limit \( \geq 9 \, \text{megohms} \)

7.5 INPUT SIGNAL LOADING

7.5.2 Current from INITIATE PULSE to Gnd \( 1.09 \, \text{ma} \) \( \leq 2 \, \text{ma} \)

Current from 2.4V to INITIATE PULSE \( 0.19 \, \mu \text{a} \) \( \leq 20 \, \mu \text{a} \)

7.5.3 Current from MEM SEL 1 to Gnd \( 1.088 \, \text{ma} \) \( \leq 2 \, \text{ma} \)

Current from 2.4V to MEM SEL 1 \( 0.86 \, \mu \text{a} \) \( \leq 20 \, \mu \text{a} \)

7.5.4 Current from MEM SEL 2 to Gnd \( 1.092 \, \text{ma} \) \( \leq 2 \, \text{ma} \)

Current from 2.4V to MEM SEL 2 \( 1.16 \, \mu \text{a} \) \( \leq 20 \, \mu \text{a} \)

Current from MEM SEL 3 to Gnd \( 1.092 \, \text{ma} \) \( \leq 2 \, \text{ma} \)

Current from 2.4V to MEM SEL 3 \( 1.22 \, \mu \text{a} \) \( \leq 20 \, \mu \text{a} \)

7.5.5 Current from MEM SEL 4 to Gnd \( 1.089 \, \text{ma} \) \( \leq 2 \, \text{ma} \)

Current from 2.4V to MEM SEL 4 \( 0.87 \, \mu \text{a} \) \( \leq 20 \, \mu \text{a} \)

7.5.6 Current from READ/WRITE to Gnd \( 1.43 \, \text{ma} \) \( \leq 2 \, \text{ma} \)

Current from 2.4V to READ/WRITE \( 2.11 \, \mu \text{a} \) \( \leq 20 \, \mu \text{a} \)

Current from ADDRESS \( 2^0 \) to Gnd \( 923 \, \text{ma} \) \( \leq 2 \, \text{ma} \)

Current from 2.4V to ADDRESS \( 2^0 \) \( 72 \, \mu \text{a} \) \( \leq 20 \, \mu \text{a} \)
Current from ADDRESS 1 to Gnd $928 \text{ma}$
Current from 2.4V to ADDRESS 1 $75 \mu\text{a}$
Current from ADDRESS 2 to Gnd $932 \text{ma}$
Current from 2.4V to ADDRESS 2 $73 \mu\text{a}$
Current from ADDRESS 3 to Gnd $934 \text{ma}$
Current from 2.4V to ADDRESS 3 $68 \mu\text{a}$
Current from ADDRESS 4 to Gnd $921 \text{ma}$
Current from 2.4V to ADDRESS 4 $68 \mu\text{a}$
Current from ADDRESS 2⁵ to Gnd $0.825$ ma ≤ 2 ma
Current from 2.4V to ADDRESS 2⁵ $1.05$ μa ≤ 20 μa
Current from ADDRESS 2⁶ to Gnd $0.938$ ma ≤ 2 ma
Current from 2.4V to ADDRESS 2⁶ $0.67$ μa ≤ 20 μa

Current from ADDRESS 2⁷ to Gnd $0.818$ ma ≤ 2 ma
Current from 2.4V to ADDRESS 2⁷ $0.91$ μa ≤ 20 μa
Current from ADDRESS 2⁸ to Gnd $0.942$ ma ≤ 2 ma
Current from 2.4V to ADDRESS 2⁸ $0.54$ μa ≤ 20 μa
Current from ADDRESS 2⁹ to Gnd $0.919$ ma ≤ 2 ma
Current from 2.4V to ADDRESS 2⁹ $0.55$ μa ≤ 20 μa
Current from ADDRESS 2¹⁰ to Gnd $0.920$ ma ≤ 2 ma
Current from 2.4V to ADDRESS 2¹⁰ $2.15$ μa ≤ 20 μa
Current from ADDRESS 2¹¹ to Gnd $0.922$ ma ≤ 2 ma
Current from 2.4V to ADDRESS 2¹¹ $2.11$ μa ≤ 20 μa

Current from DATA IN BIT 0 to Gnd $0.976$ ma ≤ 2 ma
Current from 2.4V to DATA IN BIT 0 $0.24$ μa ≤ 20 μa
<table>
<thead>
<tr>
<th>Description</th>
<th>Current (mA)</th>
<th>Limits</th>
</tr>
</thead>
<tbody>
<tr>
<td>Current from DATA IN BIT 1 to Gnd</td>
<td>998</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 1</td>
<td>26 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 2 to Gnd</td>
<td>995</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 2</td>
<td>25 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 3 to Gnd</td>
<td>866</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 3</td>
<td>99 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 4 to Gnd</td>
<td>862</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 4</td>
<td>108 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 5 to Gnd</td>
<td>850</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 5</td>
<td>107 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 6 to Gnd</td>
<td>192</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 6</td>
<td>107 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 7 to Gnd</td>
<td>230</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 7</td>
<td>105 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 8 to Gnd</td>
<td>219</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 8</td>
<td>110 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 9 to Gnd</td>
<td>847</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 9</td>
<td>85 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 10 to Gnd</td>
<td>842 ma</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>------------------------------------</td>
<td>--------</td>
<td>--------</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 10</td>
<td>75 μa</td>
<td>≤ 20 μa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 11 to Gnd</td>
<td>830 ma</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 11</td>
<td>72 μa</td>
<td>≤ 20 μa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 12 to Gnd</td>
<td>852 ma</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 12</td>
<td>97 μa</td>
<td>≤ 20 μa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 13 to Gnd</td>
<td>838 ma</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 13</td>
<td>84 μa</td>
<td>≤ 20 μa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 14 to Gnd</td>
<td>843 ma</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 14</td>
<td>85 μa</td>
<td>≤ 20 μa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 15 to Gnd</td>
<td>838 ma</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 15</td>
<td>84 μa</td>
<td>≤ 20 μa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 16 to Gnd</td>
<td>841 ma</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 16</td>
<td>95 μa</td>
<td>≤ 20 μa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 17 to Gnd</td>
<td>834 ma</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 17</td>
<td>100 μa</td>
<td>≤ 20 μa</td>
</tr>
</tbody>
</table>
## 7.6 VERIFICATION OF OPEN COLLECTOR ON OUTPUT SIGNALS

### 7.6.3 READ COMPLETE voltage

<table>
<thead>
<tr>
<th>Voltage</th>
<th>Limit</th>
</tr>
</thead>
<tbody>
<tr>
<td>50 mv</td>
<td>100 mv</td>
</tr>
</tbody>
</table>

### 7.6.4 DATA OUT BIT voltage

<table>
<thead>
<tr>
<th>Bit</th>
<th>Voltage</th>
<th>Limit</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>10 mv</td>
<td>100 mv</td>
</tr>
<tr>
<td>1</td>
<td>10 mv</td>
<td>100 mv</td>
</tr>
<tr>
<td>2</td>
<td>90 mv</td>
<td>100 mv</td>
</tr>
<tr>
<td>3</td>
<td>100 mv</td>
<td>100 mv</td>
</tr>
<tr>
<td>4</td>
<td>90 mv</td>
<td>100 mv</td>
</tr>
<tr>
<td>5</td>
<td>90 mv</td>
<td>100 mv</td>
</tr>
<tr>
<td>6</td>
<td>90 mv</td>
<td>100 mv</td>
</tr>
<tr>
<td>7</td>
<td>90 mv</td>
<td>100 mv</td>
</tr>
<tr>
<td>8</td>
<td>95 mv</td>
<td>100 mv</td>
</tr>
<tr>
<td>9</td>
<td>90 mv</td>
<td>100 mv</td>
</tr>
<tr>
<td>10</td>
<td>90 mv</td>
<td>100 mv</td>
</tr>
<tr>
<td>11</td>
<td>80 mv</td>
<td>&lt;= 100 mv</td>
</tr>
<tr>
<td>12</td>
<td>90 mv</td>
<td>&lt;= 100 mv</td>
</tr>
<tr>
<td>13</td>
<td>90 mv</td>
<td>&lt;= 100 mv</td>
</tr>
<tr>
<td>14</td>
<td>90 mv</td>
<td>&lt;= 100 mv</td>
</tr>
<tr>
<td>15</td>
<td>95 mv</td>
<td>&lt;= 100 mv</td>
</tr>
<tr>
<td>16</td>
<td>95 mv</td>
<td>&lt;= 100 mv</td>
</tr>
<tr>
<td>17</td>
<td>100 mv</td>
<td>&lt;= 100 mv</td>
</tr>
</tbody>
</table>
7.7 POWER CONSUMPTION (25°C)

7.7.1 Memory +5V Voltage 5.00 Volts
Memory -6.1V Voltage -6.10 Volts
+5V Current 9.8 ma
+5V Power 49.0 mw

7.7.2 Memory -6.1V Current 3.0 ma
Memory -6.1V Power 18.3 mw

7.7.3 Total Memory Idle Power 67.3 mw

170 mw max

7.7.5 Memory +5V Voltage 5.00 Volts
Memory -6.1V Voltage -6.10 Volts
+5V Current 811 ma
+5V Power 405.5 mw

7.7.6 Memory -6.1V Current 300 ma
Memory -6.1V Power 1830 mw

7.7.7 Total Active Power 5885 mw

7000 mw max.

7.8 READ COMPLETE TIMING

7.8.5 Delay 350 ns
Duration 275 ns

500 ns max.
250 ns min
450 ns max.
<table>
<thead>
<tr>
<th>Test No.</th>
<th>Status</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>DO-0</td>
<td>OK</td>
<td>REJECT</td>
</tr>
<tr>
<td>DO-1</td>
<td>OK</td>
<td>REJECT</td>
</tr>
<tr>
<td>DO-2</td>
<td>OK</td>
<td>REJECT</td>
</tr>
<tr>
<td>DO-3</td>
<td>OK</td>
<td>REJECT</td>
</tr>
<tr>
<td>DO-4</td>
<td>OK</td>
<td>REJECT</td>
</tr>
<tr>
<td>DO-5</td>
<td>OK</td>
<td>REJECT</td>
</tr>
<tr>
<td>DO-6</td>
<td>OK</td>
<td>REJECT</td>
</tr>
<tr>
<td>DO-7</td>
<td>OK</td>
<td>REJECT</td>
</tr>
<tr>
<td>DO-8</td>
<td>OK</td>
<td>REJECT</td>
</tr>
<tr>
<td>DO-9</td>
<td>OK</td>
<td>REJECT</td>
</tr>
<tr>
<td>DO-10</td>
<td>OK</td>
<td>REJECT</td>
</tr>
<tr>
<td>DO-11</td>
<td>OK</td>
<td>REJECT</td>
</tr>
<tr>
<td>DO-12</td>
<td>OK</td>
<td>REJECT</td>
</tr>
<tr>
<td>DO-13</td>
<td>OK</td>
<td>REJECT</td>
</tr>
<tr>
<td>DO-14</td>
<td>OK</td>
<td>REJECT</td>
</tr>
<tr>
<td>DO-15</td>
<td>OK</td>
<td>REJECT</td>
</tr>
<tr>
<td>DO-16</td>
<td>OK</td>
<td>REJECT</td>
</tr>
<tr>
<td>DO-17</td>
<td>OK</td>
<td>REJECT</td>
</tr>
</tbody>
</table>

Refer to Test Proc.
7.9 SYSTEM FUNCTIONAL TEST

7.9.2 Did an error occur?
No X
Yes Address Bits 0 errors

7.9.4 Did an error occur?
No X
Yes Address Bits 0 errors

7.9.10 Did an error occur?
No X
Yes Address Bits 0 errors

7.9.16 Did an error occur?
No X
Yes Address Bits 0 errors

7.10 RANDOM ACCESS CAPABILITY

7.10.6 Did an error occur?
No X
Yes Address Bits 0 errors

7.10.7 Did an error occur?
a) No X
Yes Address Bits 0 errors
7.11 NON-VOLATILITY TEST

7.11.7 Did an error occur?

7.11.9 No

7.12 MEMORY SELECT TEST

7.12.3 Address 0000 (Octal) 0000

7.12.4 Address 0001 0000 (Octal) 0000

- 0010 0000 (Octal) 0000
- 0011 0000 (Octal) 0000
- 0100 0000 (Octal) 0000
- 0101 0000 (Octal) 0000
- 0110 0000 (Octal) 0000
- 0111 0000 (Octal) 0000
- 1000 0000 (Octal) 0000
- 1001 0000 (Octal) 0000
- 1010 0000 (Octal) 0000

-
S/N 101                                Date of Test 11-2-73

Tested By ________________

Address 1011 0000 (Octal)  0000
            1100 0000 (Octal)  0000
            1101 0000 (Octal)  0000
            1110 0000 (Octal)  0000

7.12.6 Did an error occur?
No ____________ Address _____ Bits ________
Yes  X  Address _____ Bits ________  0 errors

7.13 WORST CASE PATTERN TEST

7.13.2 Did an error occur?
No ____________ Address _____ Bits ________
Yes  X  Address _____ Bits ________  0 errors

7.13.3 Did an error occur?
No ____________ Address _____ Bits ________
Yes  X  Address _____ Bits ________  0 errors
7.13.4  a) Did an error occur?
  No 
  Yes Address Bit 0 errors

b) Did an error occur?
  No 
  Yes Address Bit 0 errors
<table>
<thead>
<tr>
<th>LTR</th>
<th>DESCRIPTION</th>
<th>DATE</th>
<th>APPROVED</th>
</tr>
</thead>
<tbody>
<tr>
<td>X1</td>
<td>Initial Release</td>
<td></td>
<td></td>
</tr>
<tr>
<td>X2</td>
<td>Incorporated changes prior to First Usage</td>
<td>3-12-73</td>
<td></td>
</tr>
<tr>
<td>X3</td>
<td>Change -6.9V to -6.1V</td>
<td>6-18-73</td>
<td></td>
</tr>
<tr>
<td>X4</td>
<td>Change 6000mw to 7000mw, pages 10, 17, 19, 30. Change weight from 6.0 to 6.5 pounds, page 2.</td>
<td>7-24-73</td>
<td></td>
</tr>
</tbody>
</table>

**Sterisk indicates data which is not mandatory for information only.**
1. **SCOPE**

This test data sheet is to be used to record data as required by the Acceptance Test Procedure for the Low Power Random Access Spacecraft Memory.

2. **REFERENCE INFORMATION**

2.1 **SPECIFICATIONS APPLICABLE**

- S-562-P-24 Low Power Random Access Spacecraft Memory
- 12-P13722D Acceptance Test Procedure, Low Power Random Access Spacecraft Memory

3. **TEST DATA**

Unit S/N 101          Start Date of Tests 2-13-74
Tested by [Signature] 2123

ATP PARA. NO.

3.1 **EQUIVALENT TEST EQUIPMENT**

- DIGITEC 259 DMM
- TSI 361-R COUNTER
- EH 138 PULSE GEN.

4. **PHYSICAL CHARACTERISTICS**

6.1 **WEIGHT**

Weight of LP-RASM = N/A Pounds 6.5 pounds

[Signature] 117
6.2 DIMENSIONS

H = ________ inches
W = ________ inches
MW= ________ inches

D = ________ inches
MD= ________ inches

V = H x W x D = ________ inches³

≤ 160 inches³

N/A

N/A
7.4 CHASSIS ISOLATION

Impedance \( > \frac{10}{10} \text{M} \) Limit

7.5 INPUT SIGNAL LOADING

7.5.2 Current from INITIATE PULSE to Gnd \( \leq 2 \text{ ma} \)
Current from 2.4V to INITIATE PULSE \( \leq 20 \mu\text{A} \)

7.5.3 Current from MEM SEL 1 to Gnd \( \leq 2 \text{ ma} \)
Current from 2.4V to MEM SEL 1 \( \leq 20 \mu\text{A} \)

7.5.4 Current from MEM SEL 2 to Gnd \( \leq 2 \text{ ma} \)
Current from 2.4V to MEM SEL 2 \( \leq 20 \mu\text{A} \)

7.5.5 Current from READ/WRITE to Gnd \( \leq 2 \text{ ma} \)
Current from 2.4V to READ/WRITE \( \leq 20 \mu\text{A} \)

7.5.6 Current from ADDRESS 2\(^{0}\) to Gnd \( \leq 2 \text{ ma} \)
Current from 2.4V to ADDRESS 2\(^{0}\) \( \leq 20 \mu\text{A} \)
Current from ADDRESS 2^1 to Gnd ___ ma  
Current from 2.4V to ADDRESS 2^1 ___ \( \mu \) a  
Current from ADDRESS 2^2 to Gnd ___ ma  
Current from 2.4V to ADDRESS 2^2 ___ \( \mu \) a  
Current from ADDRESS 2^3 to Gnd ___ ma  
Current from 2.4V to ADDRESS 2^3 ___ \( \mu \) a  
Current from ADDRESS 2^4 to Gnd ___ ma  
Current from 2.4V to ADDRESS 2^4 ___ \( \mu \) a
S/N 101

Date of Test 2-12-74
Tested By WME

Current from ADDRESS 2^5 to Gnd: N/A ma ≤ 2 ma
Current from 2.4V to ADDRESS 2^5: μa ≤ 20 μa
Current from ADDRESS 2^6 to Gnd: ma ≤ 2 ma
Current from 2.4V to ADDRESS 2^5: μa ≤ 20 μa
Current from ADDRESS 2^7 to Gnd: ma ≤ 2 ma
Current from 2.4V to ADDRESS 2^7: μa ≤ 20 μa
Current from ADDRESS 2^8 to Gnd: ma ≤ 2 ma
Current from 2.4V to ADDRESS 2^8: μa ≤ 20 μa
Current from ADDRESS 2^9 to Gnd: ma ≤ 2 ma
Current from 2.4V to ADDRESS 2^9: μa ≤ 20 μa
Current from ADDRESS 2^10 to Gnd: ma ≤ 2 ma
Current from 2.4V to ADDRESS 2^10: μa ≤ 20 μa
Current from ADDRESS 2^11 to Gnd: ma ≤ 2 ma
Current from 2.4V to ADDRESS 2^11: μa ≤ 20 μa
Current from DATA IN BIT 0 to Gnd: ma ≤ 2 ma
Current from 2.4V to DATA IN BIT 0: N/A μa ≤ 20 μa

MOTOROLA INC.
Government Electronics Division
8201 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA 85252

AV-2-8-199H-100A-3/99 DWG FORMAT
### Limits

<table>
<thead>
<tr>
<th>Description</th>
<th>Unit</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Current from DATA IN BIT 1 to Gnd</td>
<td>mA</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 1</td>
<td>µA</td>
<td>≤ 20 µA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 2 to Gnd</td>
<td>mA</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 2</td>
<td>µA</td>
<td>≤ 20 µA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 3 to Gnd</td>
<td>mA</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 3</td>
<td>µA</td>
<td>≤ 20 µA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 4 to Gnd</td>
<td>mA</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 4</td>
<td>µA</td>
<td>≤ 20 µA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 5 to Gnd</td>
<td>mA</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 5</td>
<td>µA</td>
<td>≤ 20 µA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 6 to Gnd</td>
<td>mA</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 6</td>
<td>µA</td>
<td>≤ 20 µA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 7 to Gnd</td>
<td>mA</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 7</td>
<td>µA</td>
<td>≤ 20 µA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 8 to Gnd</td>
<td>mA</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 8</td>
<td>µA</td>
<td>≤ 20 µA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 9 to Gnd</td>
<td>mA</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 9</td>
<td>µA</td>
<td>≤ 20 µA</td>
</tr>
<tr>
<td>Current from DATA IN BIT</td>
<td>Limits</td>
<td></td>
</tr>
<tr>
<td>--------------------------</td>
<td>--------</td>
<td></td>
</tr>
<tr>
<td>10 to Gnd</td>
<td>$\leq 2 \text{ ma}$</td>
<td></td>
</tr>
<tr>
<td>2.4V to DATA IN BIT 10</td>
<td>$\leq 20 \mu \text{A}$</td>
<td></td>
</tr>
<tr>
<td>11 to Gnd</td>
<td>$\leq 2 \text{ ma}$</td>
<td></td>
</tr>
<tr>
<td>2.4V to DATA IN BIT 11</td>
<td>$\leq 20 \mu \text{A}$</td>
<td></td>
</tr>
<tr>
<td>12 to Gnd</td>
<td>$\leq 2 \text{ ma}$</td>
<td></td>
</tr>
<tr>
<td>2.4V to DATA IN BIT 12</td>
<td>$\leq 20 \mu \text{A}$</td>
<td></td>
</tr>
<tr>
<td>13 to Gnd</td>
<td>$\leq 2 \text{ ma}$</td>
<td></td>
</tr>
<tr>
<td>2.4V to DATA IN BIT 13</td>
<td>$\leq 20 \mu \text{A}$</td>
<td></td>
</tr>
<tr>
<td>14 to Gnd</td>
<td>$\leq 2 \text{ ma}$</td>
<td></td>
</tr>
<tr>
<td>2.4V to DATA IN BIT 14</td>
<td>$\leq 20 \mu \text{A}$</td>
<td></td>
</tr>
<tr>
<td>15 to Gnd</td>
<td>$\leq 2 \text{ ma}$</td>
<td></td>
</tr>
<tr>
<td>2.4V to DATA IN BIT 15</td>
<td>$\leq 20 \mu \text{A}$</td>
<td></td>
</tr>
<tr>
<td>16 to Gnd</td>
<td>$\leq 2 \text{ ma}$</td>
<td></td>
</tr>
<tr>
<td>2.4V to DATA IN BIT 16</td>
<td>$\leq 20 \mu \text{A}$</td>
<td></td>
</tr>
<tr>
<td>17 to Gnd</td>
<td>$\leq 2 \text{ ma}$</td>
<td></td>
</tr>
<tr>
<td>2.4V to DATA IN BIT 17</td>
<td>$\leq 20 \mu \text{A}$</td>
<td></td>
</tr>
</tbody>
</table>
7.6 VERIFICATION OF OPEN COLLECTOR ON OUTPUT SIGNALS

7.6.3 READ COMPLETE voltage N/A mv ≤ 100 mv

7.6.4 DATA OUT BIT 0 voltage mv ≤ 100 mv
DATA OUT BIT 1 voltage mv ≤ 100 mv
DATA OUT BIT 2 voltage mv ≤ 100 mv
DATA OUT BIT 3 voltage mv ≤ 100 mv
DATA OUT BIT 4 voltage mv ≤ 100 mv
DATA OUT BIT 5 voltage mv ≤ 100 mv
DATA OUT BIT 6 voltage mv ≤ 100 mv
DATA OUT BIT 7 voltage mv ≤ 100 mv
DATA OUT BIT 8 voltage mv ≤ 100 mv
DATA OUT BIT 9 voltage mv ≤ 100 mv
DATA OUT BIT 10 voltage mv ≤ 100 mv
DATA OUT BIT 11 voltage mv ≤ 100 mv
DATA OUT BIT 12 voltage mv ≤ 100 mv
DATA OUT BIT 13 voltage mv ≤ 100 mv
DATA OUT BIT 14 voltage mv ≤ 100 mv
DATA OUT BIT 15 voltage mv ≤ 100 mv
DATA OUT BIT 16 voltage mv ≤ 100 mv
DATA OUT BIT 17 voltage N/A mv ≤ 100 mv
7.7 POWER CONSUMPTION (25°C)

7.7.1 Memory +5V Voltage 5.00 Volts
Memory -6.1V Voltage -6.10 Volts
+5V Current 8.9 ma
+5V Power 3.6 mw 44.5 mw

7.7.2 Memory -6.1V Current 3.6 ma
Memory -6.1V Power 21.9 mw

7.7.3 Total Memory Idle Power 66.4 mw

7.7.5 Memory +5V Voltage 5.00 Volts
Memory -6.1V Voltage -6.10 Volts
+5V Current 670 ma
+5V Power 3350 750 mw

7.7.6 Memory -6.1V Current 250 ma
Memory -6.1V Power 1525 mw

7.7.7 Total Active Power 4875 mw

7.8 READ COMPLETE TIMING

7.8.5 Delay N/A ns
Duration N/A ns

500 ns max.
250 ns min
450 ns max.
<table>
<thead>
<tr>
<th>DO</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>OK</td>
</tr>
<tr>
<td>1</td>
<td>REJECT</td>
</tr>
<tr>
<td>2</td>
<td>REJECT</td>
</tr>
<tr>
<td>3</td>
<td>REJECT</td>
</tr>
<tr>
<td>4</td>
<td>REJECT</td>
</tr>
<tr>
<td>5</td>
<td>REJECT</td>
</tr>
<tr>
<td>6</td>
<td>REJECT</td>
</tr>
<tr>
<td>7</td>
<td>REJECT</td>
</tr>
<tr>
<td>8</td>
<td>REJECT</td>
</tr>
<tr>
<td>9</td>
<td>REJECT</td>
</tr>
<tr>
<td>10</td>
<td>REJECT</td>
</tr>
<tr>
<td>11</td>
<td>REJECT</td>
</tr>
<tr>
<td>12</td>
<td>REJECT</td>
</tr>
<tr>
<td>13</td>
<td>REJECT</td>
</tr>
<tr>
<td>14</td>
<td>REJECT</td>
</tr>
<tr>
<td>15</td>
<td>REJECT</td>
</tr>
<tr>
<td>16</td>
<td>REJECT</td>
</tr>
<tr>
<td>17</td>
<td>N/A REJECT</td>
</tr>
</tbody>
</table>

**7.8.7 READ COMPLETE/DATA OUTPUT TIMING**

**7.8.8 LIMITS**

**REFER TO TEST PROC.**
7.9 SYSTEM FUNCTIONAL TEST

7.9.2 Did an error occur?
No [X]
Yes _____ Address _____ Bits _____ 0 errors

7.9.4 Did an error occur?
No [X]
Yes _____ Address _____ Bits _____ 0 errors

7.9.10 Did an error occur?
No [X]
Yes _____ Address _____ Bits _____ 0 errors

7.9.16 Did an error occur?
No [X]
Yes _____ Address _____ Bits _____ 0 errors

7.10 RANDOM ACCESS CAPABILITY

7.10.6 Did an error occur?
No [X]
Yes _____ Address _____ Bits _____ 0 errors

7.10.7 Did an error occur?
a) No [X]
Yes _____ Address _____ Bits _____ 0 errors
b) No  
   Yes Address Bits 0 errors

c) No  
   Yes Address Bits 0 errors

7.11 NON-VOLATILITY TEST

7.11.7 Did an error occur?
   &  
   No  
   Yes Address Bits 0 errors

7.12 MEMORY SELECT TEST

7.12.3 Address 0000 (Octal)

<table>
<thead>
<tr>
<th>Address</th>
<th>Data (Octal)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0001</td>
<td>0000</td>
</tr>
<tr>
<td>0010</td>
<td>0000</td>
</tr>
<tr>
<td>0011</td>
<td>0000</td>
</tr>
<tr>
<td>0100</td>
<td>0000</td>
</tr>
<tr>
<td>0101</td>
<td>0000</td>
</tr>
<tr>
<td>0110</td>
<td>0000</td>
</tr>
<tr>
<td>0111</td>
<td>0000</td>
</tr>
<tr>
<td>1000</td>
<td>0000</td>
</tr>
<tr>
<td>1001</td>
<td>0000</td>
</tr>
<tr>
<td>1010</td>
<td>0000</td>
</tr>
</tbody>
</table>

7.13 CHECK OF ADDRESSES

<table>
<thead>
<tr>
<th>Address</th>
<th>Data (Octal)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0001</td>
<td>0000</td>
</tr>
<tr>
<td>0010</td>
<td>0000</td>
</tr>
<tr>
<td>0011</td>
<td>0000</td>
</tr>
<tr>
<td>0100</td>
<td>0000</td>
</tr>
<tr>
<td>0101</td>
<td>0000</td>
</tr>
<tr>
<td>0110</td>
<td>0000</td>
</tr>
<tr>
<td>0111</td>
<td>0000</td>
</tr>
<tr>
<td>1000</td>
<td>0000</td>
</tr>
<tr>
<td>1001</td>
<td>0000</td>
</tr>
<tr>
<td>1010</td>
<td>0000</td>
</tr>
</tbody>
</table>
S/N 101

Date of Test 2-13-74
Tested By

Address 1011 0000 (Octal)
1100 0000 (Octal)
1101 0000 (Octal)
1110 0000 (Octal)

7.12.6 Did an error occur?
No
Yes Address ___ Bits ___ 0 errors

7.13 WORST CASE PATTERN TEST

7.13.2 Did an error occur?
No
Yes Address ___ Bits ___ 0 errors

7.13.3 Did an error occur?
No
Yes Address ___ Bits ___ 0 errors
S/N 101

Date of Test 2-13-74
Tested By JME

Limits

7.13.4 a) Did an error occur?
No X
Yes ___ Address ___ Bit _____

b) Did an error occur?
No X
Yes ___ Address ___ Bit _____
Date of Test 2-13-74

8. TEMPERATURE TEST +85°C at 9:05 A

8.2.1 Did any errors occur?
No

Yes Address 0 Errors

8.2.3 Did any errors occur?
No

Yes Address 0 Errors

8.2.4 HIGH TEMPERATURE

Thermal Resistance
50 minutes 1.755 K ohms
60 minutes 1.615 K ohms % change 7.9
70 minutes 1.512 K ohms % change 6.3
80 minutes 1.454 K ohms % change 3.8
90 minutes — K ohms % change

8.2.5 -6.1V Voltage -6.40 Volts +5V Voltage 5.25 Volts
-6.1V Current 5.2 ma +5V Current 10 ma
-6.1V Power 33.3 mw +5V Power 52.5 mv

Total Memory Idle Power 85.8 mw

170 mw max.
Date of Test 2-13-74
Tested by [Signature]

8.2.6 Did an error occur?

No [X]

Yes Address [Blank] Bit [Blank] 0 errors

8.2.7 -6.1V Voltage 6.40 Volts +5V Voltage 5.25 Volts

-6.1V Current 300 ma +5V Current 770 ma

-6.1V Power 1920 mw +5V Power 4043 mw

Total Memory Operate Power 5963 mw

7000 mw max.

8.2.8 WC a) Did an error occur?

No [X]

Yes Address [Blank] Bits [Blank] 0 Errors

WC b) Did an error occur?

No [X]

Yes Address [Blank] Bits [Blank] 0 Errors

WC c) Did an error occur?

No [X]

Yes Address [Blank] Bits [Blank] 0 Errors

WC d) Did an error occur?

No [X]

Yes Address [Blank] Bits [Blank] 0 Errors

[Signature]
8.2.10 Did any errors occur?
No  
Yes  Address  
Bits  

8.2.11 Did an error occur?
No  
Yes  Address  
Bits  

8.3 Low Temperature \(-40^\circ C\) at 12:25.
8.3.3 Did any errors occur?
No  
Yes  Address  
Bits  

8.3.5 Did any errors occur?
No  
Yes  Address  
Bits  

Reported by
S/N 101

Date of Test 2-13-74

Tested By

8.3.6 LOW TEMPERATURE

Thermal Resistance

150 minutes 47.0 K ohms
160 minutes 50.1 K ohms % change 2.1
170 minutes ___ K ohms % change ______
180 minutes ___ K ohms % change ______
190 minutes ___ K ohms % change ______

8.3.7 Did an error occur?

No X

Yes ___ Address _____ Bits ______ 0 Errors

8.3.8 -6.1V Voltage 6.40 Volts +5V Voltage 5.25 Volts
-6.1V Current 10.5 ma +5V Current 9.3 ma
-6.1V Power 67.2 mv +5V Power 46.8 mv

Total Memory Idle Power 116 mv

8.3.9 -6.1V Voltage 6.40 Volts +5V Voltage 5.25 Volts
-6.1V Current 220 ma +5V Current 685 ma
-6.1V Power 1228 mw +5V Power 3596 mv

Total Memory Operate Power 5324 mw

170 mv max.

7000 mw max.
S/N 101

Date of Test 2-13-74

Tested By

8.3.10 Did an error occur?

No

Yes Address Bits 0 Errors

Limits

8.3.11 WC a) Did an error occur?

No

Yes Address Bits 0 Errors

WC b) Did an error occur?

No

Yes Address Bits 0 Errors

WC c) Did an error occur?

No

Yes Address Bits 0 Errors

WC d) Did an error occur?

No

Yes Address Bits 0 Errors

8.3.13 Did any errors occur?

No

Yes Address Bits 0 Errors

D W G FORMAT
9.
VACUUM TEST

9.2
Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors

9.2.1
Fast Decompression
Date Tested by
Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors

9.2.2
Hard Vacuum
Date Tested by
Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors

10.
VIBRATION TEST
Date Tested by
SINE SWEEP
Axis X - Did Any Bit Errors Occur?
No
Yes Freq Address Bits 0 Errors

MOTOROLA INC. Government Electronics Division
8331 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA 85252

SIZE CODE IDENT NO. DWG NO.
A 94990 12-P13721D
<table>
<thead>
<tr>
<th>S/N</th>
<th>Date of Test</th>
<th>Tested by</th>
</tr>
</thead>
<tbody>
<tr>
<td>N/A</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Axis Y - Did Any Bit Error Occur?**

<table>
<thead>
<tr>
<th>No</th>
<th>Limits</th>
<th>侄子</th>
</tr>
</thead>
<tbody>
<tr>
<td>Yes</td>
<td>Freq _______</td>
<td>Address _______</td>
</tr>
<tr>
<td>______</td>
<td>Bits _____</td>
<td>0 Errors</td>
</tr>
</tbody>
</table>

**Axis Z - Did Any Bit Errors Occur?**

<table>
<thead>
<tr>
<th>No</th>
<th>Limits</th>
<th>侄子</th>
</tr>
</thead>
<tbody>
<tr>
<td>Yes</td>
<td>Freq _______</td>
<td>Address _______</td>
</tr>
<tr>
<td>______</td>
<td>Bits _____</td>
<td>0 Errors</td>
</tr>
</tbody>
</table>

**RANDOM VIBRATION**

**Axis X - Did Any Bit Errors Occur?**

<table>
<thead>
<tr>
<th>No</th>
<th>Limits</th>
<th>侄子</th>
</tr>
</thead>
<tbody>
<tr>
<td>Yes</td>
<td>Freq _______</td>
<td>Address _______</td>
</tr>
<tr>
<td>______</td>
<td>Bits _____</td>
<td>0 Errors</td>
</tr>
</tbody>
</table>

**Axis Y - Did Any Bit Errors Occur?**

<table>
<thead>
<tr>
<th>No</th>
<th>Limits</th>
<th>侄子</th>
</tr>
</thead>
<tbody>
<tr>
<td>Yes</td>
<td>Freq _______</td>
<td>Address _______</td>
</tr>
<tr>
<td>______</td>
<td>Bits _____</td>
<td>0 Errors</td>
</tr>
</tbody>
</table>

**Axis Z - Did Any Bit Errors Occur?**

<table>
<thead>
<tr>
<th>No</th>
<th>Limits</th>
<th>侄子</th>
</tr>
</thead>
<tbody>
<tr>
<td>Yes</td>
<td>Freq _______</td>
<td>Address _______</td>
</tr>
<tr>
<td>______</td>
<td>Bits _____</td>
<td>0 Errors</td>
</tr>
</tbody>
</table>

### II. SHOCK TEST

**Date _____ Tested By ________________________**

**6 MILLISECOND DURATION SHOCK**

**Y Direction - Did Any Bit Errors Occur?**

<table>
<thead>
<tr>
<th>No</th>
<th>Limits</th>
<th>侄子</th>
</tr>
</thead>
<tbody>
<tr>
<td>Yes</td>
<td>Address _______</td>
<td>Bits _______</td>
</tr>
<tr>
<td>______</td>
<td>0 Errors</td>
<td></td>
</tr>
</tbody>
</table>
Z Direction - Did Any Bit Errors Occur?

No ______

Yes ______ Address _______ Bits _______ 0 Errors

X Direction - Did Any Bit Errors Occur?

No ______

Yes ______ Address _______ Bits _______ 0 Errors

12 MILLISECOND DURATION SHOCK

Y Direction - Did Any Bit Errors Occur?

No ______

Yes ______ Address _______ Bits _______ 0 Errors

Z Direction - Did Any Bit Errors Occur?

No ______

Yes ______ Address _______ Bits _______ 0 Errors

X Direction - Did Any Bit Errors Occur?

No ______

Yes ______ Address _______ Bits _______ 0 Errors
S/N N/A Date of Test __________
Tested By ________________

7.4 CHASSIS ISOLATION
   Impedance __________
   Limit ≥ 9 megohms

7.5 INPUT SIGNAL LOADING

7.5.2 Current from INITIATE PULSE to Gnd ma ≤ 2 ma
   Current from 2.4V to INITIATE PULSE µa ≤ 20 µa

7.5.3 Current from MEM SEL 1 to Gnd ma ≤ 2 ma
   Current from 2.4V to MEM SEL 1 µa ≤ 20 µa

7.5.4 Current from MEM SEL 2 to Gnd ma ≤ 2 ma
   Current from 2.4V to MEM SEL 2 µa ≤ 20 µa

Current from MEM SEL 3 to Gnd ma ≤ 2 ma
   Current from 2.4V to MEM SEL 3 µa ≤ 20 µa

Current from MEM SEL 4 to Gnd ma ≤ 2 ma
   Current from 2.4V to MEM SEL 4 µa ≤ 20 µa

7.5.5 Current from READ/WRITE to Gnd ma ≤ 2 ma
   Current from 2.4V to READ/WRITE µa ≤ 20 µa

7.5.6 Current from ADDRESS 2⁰ to Gnd ma ≤ 2 ma
   Current from 2.4V to ADDRESS 2⁰ µa ≤ 20 µa
Current from ADDRESS 2¹ to Gnd _____ ma
Current from 2.4V to ADDRESS 2¹ _____ μa
Current from ADDRESS 2² to Gnd _____ ma
Current from 2.4V to ADDRESS 2² _____ μa
Current from ADDRESS 2³ to Gnd _____ ma
Current from 2.4V to ADDRESS 2³ _____ μa
Current from ADDRESS 2⁴ to Gnd _____ ma
Current from 2.4V to ADDRESS 2⁴ _____ μa
<table>
<thead>
<tr>
<th>Current from ADDRESS</th>
<th>2^5 to Gnd</th>
<th>2^7 to Gnd</th>
<th>2^8 to Gnd</th>
<th>2^9 to Gnd</th>
<th>2^10 to Gnd</th>
<th>2^11 to Gnd</th>
<th>DATA IN BIT 0 to Gnd</th>
<th>Limits</th>
</tr>
</thead>
<tbody>
<tr>
<td>ma</td>
<td>( \leq 2 \text{ ma} )</td>
<td>( \leq 2 \text{ ma} )</td>
<td>( \leq 2 \text{ ma} )</td>
<td>( \leq 2 \text{ ma} )</td>
<td>( \leq 2 \text{ ma} )</td>
<td>( \leq 2 \text{ ma} )</td>
<td>( \leq 2 \text{ ma} )</td>
<td>( \leq 20 \mu\text{a} )</td>
</tr>
<tr>
<td>Description</td>
<td>Current</td>
<td>Limit</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-----------------------------------------------------------------------------</td>
<td>---------</td>
<td>---------</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Current from DATA IN BIT 1 to Gnd</td>
<td>ma</td>
<td>≤ 2 ma</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 1</td>
<td>µA</td>
<td>≤ 20 µA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Current from DATA IN BIT 2 to Gnd</td>
<td>ma</td>
<td>≤ 2 ma</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 2</td>
<td>µA</td>
<td>≤ 20 µA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Current from DATA IN BIT 3 to Gnd</td>
<td>ma</td>
<td>≤ 2 ma</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 3</td>
<td>µA</td>
<td>≤ 20 µA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Current from DATA IN BIT 4 to Gnd</td>
<td>ma</td>
<td>≤ 2 ma</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 4</td>
<td>µA</td>
<td>≤ 20 µA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Current from DATA IN BIT 5 to Gnd</td>
<td>ma</td>
<td>≤ 2 ma</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 5</td>
<td>µA</td>
<td>≤ 20 µA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Current from DATA IN BIT 6 to Gnd</td>
<td>ma</td>
<td>≤ 2 ma</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 6</td>
<td>µA</td>
<td>≤ 20 µA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Current from DATA IN BIT 7 to Gnd</td>
<td>ma</td>
<td>≤ 2 ma</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 7</td>
<td>µA</td>
<td>≤ 20 µA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Current from DATA IN BIT 8 to Gnd</td>
<td>ma</td>
<td>≤ 2 ma</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 8</td>
<td>µA</td>
<td>≤ 20 µA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Current from DATA IN BIT 9 to Gnd</td>
<td>ma</td>
<td>≤ 2 ma</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 9</td>
<td>µA</td>
<td>≤ 20 µA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data</td>
<td>Current Measurement</td>
<td>Limits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>------</td>
<td>----------------------</td>
<td>--------</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DATA IN BIT 10 to Gnd</td>
<td>&lt;= 2 ma</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.4V to DATA IN BIT 10</td>
<td>&lt;= 20μA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DATA IN BIT 11 to Gnd</td>
<td>&lt;= 2 ma</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.4V to DATA IN BIT 11</td>
<td>&lt;= 20μA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DATA IN BIT 12 to Gnd</td>
<td>&lt;= 2 ma</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.4V to DATA IN BIT 12</td>
<td>&lt;= 20μA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DATA IN BIT 13 to Gnd</td>
<td>&lt;= 2 ma</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.4V to DATA IN BIT 13</td>
<td>&lt;= 20μA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DATA IN BIT 14 to Gnd</td>
<td>&lt;= 2 ma</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.4V to DATA IN BIT 14</td>
<td>&lt;= 20μA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DATA IN BIT 15 to Gnd</td>
<td>&lt;= 2 ma</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.4V to DATA IN BIT 15</td>
<td>&lt;= 20μA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DATA IN BIT 16 to Gnd</td>
<td>&lt;= 2 ma</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.4V to DATA IN BIT 16</td>
<td>&lt;= 20μA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DATA IN BIT 17 to Gnd</td>
<td>&lt;= 2 ma</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.4V to DATA IN BIT 17</td>
<td>&lt;= 20μA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
7.6 VERIFICATION OF OPEN COLLECTOR ON OUTPUT SIGNALS

7.6.3 READ COMPLETE voltage ________ mv \( \leq 100 \) mv

7.6.4 DATA OUT BIT 0 voltage ________ mv \( \leq 100 \) mv
DATA OUT BIT 1 voltage ________ mv \( \leq 100 \) mv
DATA OUT BIT 2 voltage ________ mv \( \leq 100 \) mv
DATA OUT BIT 3 voltage ________ mv \( \leq 100 \) mv
DATA OUT BIT 4 voltage ________ mv \( \leq 100 \) mv
DATA OUT BIT 5 voltage ________ mv \( \leq 100 \) mv
DATA OUT BIT 6 voltage ________ mv \( \leq 100 \) mv
DATA OUT BIT 7 voltage ________ mv \( \leq 100 \) mv
DATA OUT BIT 8 voltage ________ mv \( \leq 100 \) mv
DATA OUT BIT 9 voltage ________ mv \( \leq 100 \) mv
DATA OUT BIT 10 voltage ________ mv \( \leq 100 \) mv
DATA OUT BIT 11 voltage ________ mv \( \leq 100 \) mv
DATA OUT BIT 12 voltage ________ mv \( \leq 100 \) mv
DATA OUT BIT 13 voltage ________ mv \( \leq 100 \) mv
DATA OUT BIT 14 voltage ________ mv \( \leq 100 \) mv
DATA OUT BIT 15 voltage ________ mv \( \leq 100 \) mv
DATA OUT BIT 16 voltage ________ mv \( \leq 100 \) mv
DATA OUT BIT 17 voltage ________ mv \( \leq 100 \) mv
7.7 POWER CONSUMPTION (25°C)

7.7.1 Memory +5V Voltage ________ Volts
Memory -6.1V voltage ________ Volts
+5V Current ________ ma
+5V Power ________ mw

7.7.2 Memory -6.1V Current ________ ma
Memory -6.1V Power ________ mw

7.7.3 Total Memory Idle Power ________ mw 
170 mw max

7.7.5 Memory +5V Voltage ________ Volts
Memory -6.1V Voltage ________ Volts
+5V Current ________ ma
+5V Power ________ mw

7.7.6 Memory -6.1V Current ________ ma
Memory -6.1V Power ________ mw

7.7.7 Total Active Power ________ mw 
7000 mw max.

7.8 READ COMPLETE TIMING

7.8.5 Delay ________ ns
Duration ________ ns
500 ns max.
250 ns min
450 ns max.
7.9 SYSTEM FUNCTIONAL TEST

7.9.2 Did an error occur?
No [__] Yes [__] Address [__] Bits [__] 0 errors

7.9.4 Did an error occur?
No [__] Yes [__] Address [__] Bits [__] 0 errors

7.9.10 Did an error occur?
No [__] Yes [__] Address [__] Bits [__] 0 errors

7.9.16 Did an error occur?
No [__] Yes [__] Address [__] Bits [__] 0 errors

7.10 RANDOM ACCESS CAPABILITY

7.10.6 Did an error occur?
No [__] Yes [__] Address [__] Bits [__] 0 errors

7.10.7 Did an error occur?
a) No [__] Yes [__] Address [__] Bits [__] 0 errors
b) No ____  
   Yes ____  Address ____  Bits ____  0 errors

c) No ____  
   Yes ____  Address ____  Bits ____  0 errors

7.11 NON-VOLATILITY TEST

7.11.7 Did an error occur?
7.11.9 No ____  
   Yes ____  Address ____  Bits ____  0 errors

7.12 MEMORY SELECT TEST

7.12.3 Address ____  (Octal)  0000

7.12.4 Address 0001 ____  (Octal)  0000
   0010 ____  (Octal)  0000
   0011 ____  (Octal)  0000
   0100 ____  (Octal)  0000
   0101 ____  (Octal)  0000
   0110 ____  (Octal)  0000
   0111 ____  (Octal)  0000
   1000 ____  (Octal)  0000
   1001 ____  (Octal)  0000
   1010 ____  (Octal)  0000

148
S/N: N/A

Date of Test: ________
Tested By: ________

Address 1011 (Octal): 0000
1100 (Octal): 0000
1101 (Octal): 0000
1110 (Octal): 0000

Did an error occur?
No ______
Yes ______ Address ______ Bits ______

0 errors

7.13 WORST CASE PATTERN TEST

7.13.2 Did an error occur?
No ______
Yes ______ Address ______ Bits ______

0 errors

7.13.3 Did an error occur?
No ______
Yes ______ Address ______ Bits ______

0 errors
7.13.4  
a) Did an error occur?
   No ____
   Yes ____ Address ____ Bit ____  0 errors

b) Did an error occur?
   No ____
   Yes ____ Address ____ Bit ____  0 errors
<table>
<thead>
<tr>
<th>LTR</th>
<th>DESCRIPTION</th>
<th>DATE</th>
<th>APPROVED</th>
</tr>
</thead>
<tbody>
<tr>
<td>X1</td>
<td>Initial Release</td>
<td></td>
<td></td>
</tr>
<tr>
<td>X2</td>
<td>Incorporated changes prior to First Usage</td>
<td>3-16-73</td>
<td></td>
</tr>
<tr>
<td>X3</td>
<td>Change -6.9V to -6.1V</td>
<td>6-16-73</td>
<td></td>
</tr>
<tr>
<td>X4</td>
<td>Change 6000mw to 7000mw, pages 10, 17, 19, 30.</td>
<td>7-21-73</td>
<td></td>
</tr>
</tbody>
</table>

- Asterisk indicates data which is non-mandatory - for information only.

**THIS DOCUMENT CLEARED THROUGH QA RECORDS CENTER**

---

**MATERIAL:**

- NAS 5-23163

**ACCEPTANCE TEST DATA SHEET:**

- LOW POWER RANDOM ACCESS SPACE-CRAFT MEMORY. PART NO. 91-P13701D

- SIZE CODE IDENT NO. Dwg. NO. 12-P13721D

- SCALE

- SHEET 1 OF 25
1. SCOPE

This test data sheet is to be used to record data as required by the Acceptance Test Procedure for the Low Power Random Access Spacecraft Memory.

2. REFERENCE INFORMATION

2.1 SPECIFICATIONS APPLICABLE

S-562-P-24 Low Power Random Access Spacecraft Memory
12-P13722D Acceptance Test Procedure, Low Power Random Access Spacecraft Memory

3. TEST DATA

Unit S/N 102 Start Date of Tests 7-25-73
Tested by R C 100

ATP PARA. NO.

3.1 EQUIVALENT TEST EQUIPMENT

HP 5265-A DIGITAL VOLTMETER
HP 5245-L ELECTROMO COUNTER
DIGITEC 269 MULTIMETER

4. PHYSICAL CHARACTERISTICS

6.1 WEIGHT

Weight of LP-RASM = 6.145 Pounds  6.5 pounds

MOTOROLA INC.
Government Electronics Division

2201 E. MCDOWELL ROAD
SCOTTSDALE, ARIZONA 85252

SIZE CODE IDENT NO. DWG NO.
A 94990 12-P13721D

SCALE REVISION SHEET

S/N 102  Date of Test 7-25-78
Tested By D.D.

6.2 DIMENSIONS

H = 2.890 inches
W = 8.630 inches
MW = 8.961 inches
D = 6.318 inches
MD = 7.174 inches

V = H \times W \times D = 157.57 \text{ inches}^3  
\leq 160 \text{ inches}^3
S/N 102

Date of Test 7-30-73

Tested By PCC

7.4 CHASSIS ISOLATION

Impedance $\geq 10$

Limit $\geq 9$ megohms

7.5 INPUT SIGNAL LOADING

7.5.2 Current from INITIATE PULSE to Gnd

Current from 2.4V to INITIATE PULSE 1.24 $\mu$A $\leq 20$ $\mu$A

7.5.3 Current from MEM SEL 1 to Gnd 1.108 ma $\leq 2$ ma

Current from 2.4V to MEM SEL 1 1.65 $\mu$A $\leq 20$ $\mu$A

7.5.4 Current from MEM SEL 2 to Gnd 1.114 ma $\leq 2$ ma

Current from 2.4V to MEM SEL 2 1.96 $\mu$A $\leq 20$ $\mu$A

Current from MEM SEL 3 to Gnd 1.114 ma $\leq 2$ ma

Current from 2.4V to MEM SEL 3 1.00 $\mu$A $\leq 20$ $\mu$A

Current from MEM SEL 4 to Gnd 1.111 ma $\leq 2$ ma

Current from 2.4V to MEM SEL 4 0.69 $\mu$A $\leq 20$ $\mu$A

7.5.5 Current from READ/WRITE to Gnd 0.757 ma $\leq 2$ ma

Current from 2.4V to READ/WRITE 1.43 $\mu$A $\leq 20$ $\mu$A

7.5.6 Current from ADDRESS $^0$ to Gnd 1.06 ma $\leq 2$ ma

Current from 2.4V to ADDRESS $^0$ 0.66 $\mu$A $\leq 20$ $\mu$A

VOID - See Sheet 24

THIS SHEET N/A

MOTOROLA INC.
Government Electronics Division

8201 E. MCDOWELL ROAD
SCOTTSDALE, ARIZONA 85251

SIZE CODE IDENT NO. DWG NO.
A 94999 12-P13721D

SCALE REVISION SHEET 4
Limits

Current from ADDRESS 2¹ to Gnd 1.04 ma
Current from 2.4V to ADDRESS 2¹ 65 μA
Current from ADDRESS 2² to Gnd 1.07 ma
Current from 2.4V to ADDRESS 2² 68 μA
Current from ADDRESS 2³ to Gnd 1.05 ma
Current from 2.4V to ADDRESS 2³ 64 μA
Current from ADDRESS 2⁴ to Gnd 1.03 ma
Current from 2.4V to ADDRESS 2⁴ 62 μA

VOID - SEE SHEET 24
THIS SHEET N/I A R82
<table>
<thead>
<tr>
<th>S/N</th>
<th>Date of Test</th>
<th>Tested By</th>
<th>Limits</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Description</th>
<th>Value</th>
<th>Limit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Current from ADDRESS 2$^5$ to Gnd</td>
<td>179 μA</td>
<td>≤ 2 mA</td>
</tr>
<tr>
<td>Current from 2.4V to ADDRESS 2$^5$</td>
<td>60 μA</td>
<td>≤ 20 μA</td>
</tr>
<tr>
<td>Current from ADDRESS 2$^6$ to Gnd</td>
<td>1.06 mA</td>
<td>≤ 2 mA</td>
</tr>
<tr>
<td>Current from 2.4V to ADDRESS 2$^6$</td>
<td>66 μA</td>
<td>≤ 20 μA</td>
</tr>
<tr>
<td>Current from ADDRESS 2$^7$ to Gnd</td>
<td>785 μA</td>
<td>≤ 2 mA</td>
</tr>
<tr>
<td>Current from 2.4V to ADDRESS 2$^7$</td>
<td>56 μA</td>
<td>≤ 20 μA</td>
</tr>
<tr>
<td>Current from ADDRESS 2$^8$ to Gnd</td>
<td>1.034 mA</td>
<td>≤ 2 mA</td>
</tr>
<tr>
<td>Current from 2.4V to ADDRESS 2$^8$</td>
<td>51 μA</td>
<td>≤ 20 μA</td>
</tr>
<tr>
<td>Current from ADDRESS 2$^9$ to Gnd</td>
<td>959 μA</td>
<td>≤ 2 mA</td>
</tr>
<tr>
<td>Current from 2.4V to ADDRESS 2$^9$</td>
<td>46 μA</td>
<td>≤ 20 μA</td>
</tr>
<tr>
<td>Current from ADDRESS 2$^{10}$ to Gnd</td>
<td>844 μA</td>
<td>≤ 2 mA</td>
</tr>
<tr>
<td>Current from 2.4V to ADDRESS 2$^{10}$</td>
<td>13 μA</td>
<td>≤ 20 μA</td>
</tr>
<tr>
<td>Current from ADDRESS 2$^{11}$ to Gnd</td>
<td>865 μA</td>
<td>≤ 2 mA</td>
</tr>
<tr>
<td>Current from 2.4V to ADDRESS 2$^{11}$</td>
<td>33 μA</td>
<td>≤ 20 μA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 0 to Gnd</td>
<td>84 μA</td>
<td>≤ 2 mA</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 0</td>
<td>52 μA</td>
<td>≤ 20 μA</td>
</tr>
</tbody>
</table>

VOID - SEE SHEET 26
THIS SHEET NIP

ROZ 15/6
<table>
<thead>
<tr>
<th>Current from DATA IN BIT 1 to Gnd</th>
<th>837 µa</th>
<th>≤ 2 ma</th>
</tr>
</thead>
<tbody>
<tr>
<td>Current from 2.4V to DATA IN BIT 1</td>
<td>62 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 2 to Gnd</td>
<td>83 µa</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 2</td>
<td>62 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 3 to Gnd</td>
<td>886 µa</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 3</td>
<td>52 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 4 to Gnd</td>
<td>809 µa</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 4</td>
<td>54 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 5 to Gnd</td>
<td>887 µa</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 5</td>
<td>56 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 6 to Gnd</td>
<td>858 µa</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 6</td>
<td>38 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 7 to Gnd</td>
<td>969 µa</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 7</td>
<td>38 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 8 to Gnd</td>
<td>830 µa</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 8</td>
<td>39 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 9 to Gnd</td>
<td>874 µa</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 9</td>
<td>86 µa</td>
<td>≤ 20 µa</td>
</tr>
</tbody>
</table>
Current from DATA IN BIT 10 to Gnd \( \frac{969}{\text{ma}} \) \( \leq 2 \text{ ma} \)
Current from 2.4V to DATA IN BIT 10 \( \frac{28}{\text{\mu A}} \) \( \leq 20\text{ \mu A} \)
Current from DATA IN BIT 11 to Gnd \( \frac{963}{\text{ma}} \) \( \leq 2 \text{ ma} \)
Current from 2.4V to DATA IN BIT 11 \( \frac{29}{\text{\mu A}} \) \( \leq 20\text{ \mu A} \)
Current from DATA IN BIT 12 to Gnd \( \frac{834}{\text{ma}} \) \( \leq 2 \text{ ma} \)
Current from 2.4V to DATA IN BIT 12 \( \frac{99}{\text{\mu A}} \) \( \leq 20\text{ \mu A} \)
Current from DATA IN BIT 13 to Gnd \( \frac{827}{\text{ma}} \) \( \leq 2 \text{ ma} \)
Current from 2.4V to DATA IN BIT 13 \( \frac{75}{\text{\mu A}} \) \( \leq 20\text{ \mu A} \)
Current from DATA IN BIT 14 to Gnd \( \frac{817}{\text{ma}} \) \( \leq 2 \text{ ma} \)
Current from 2.4V to DATA IN BIT 14 \( \frac{70}{\text{\mu A}} \) \( \leq 20\text{ \mu A} \)
Current from DATA IN BIT 15 to Gnd \( \frac{890}{\text{ma}} \) \( \leq 2 \text{ ma} \)
Current from 2.4V to DATA IN BIT 15 \( \frac{55}{\text{\mu A}} \) \( \leq 20\text{ \mu A} \)
Current from DATA IN BIT 16 to Gnd \( \frac{885}{\text{ma}} \) \( \leq 2 \text{ ma} \)
Current from 2.4V to DATA IN BIT 17 \( \frac{55}{\text{\mu A}} \) \( \leq 20\text{ \mu A} \)
Current from DATA IN BIT 17 to Gnd \( \frac{890}{\text{ma}} \) \( \leq 2 \text{ ma} \)
Current from 2.4V to DATA IN BIT 17 \( \frac{52}{\text{\mu A}} \) \( \leq 20\text{ \mu A} \)

\( \text{VOLTO - SEE SHEET 26} \)

\( \text{THIS SHEET WTD} \)
### 7.6 VERIFICATION OF OPEN COLLECTOR ON OUTPUT SIGNALS

#### 7.6.3 READ COMPLETE voltage
- Voltage: 30 mv
- Limit: ≤ 100 mv

#### 7.6.4 DATA OUT BIT
- **BIT 0** voltage
- **BIT 1** voltage
- **BIT 2** voltage
- **BIT 3** voltage
- **BIT 4** voltage
- **BIT 5** voltage
- **BIT 6** voltage
- **BIT 7** voltage
- **BIT 8** voltage
- **BIT 9** voltage
- **BIT 10** voltage
- **BIT 11** voltage
- **BIT 12** voltage
- **BIT 13** voltage
- **BIT 14** voltage
- **BIT 15** voltage
- **BIT 16** voltage
- **BIT 17** voltage

Each voltage is labeled with a limit of ≤ 100 mv.
7.7 POWER CONSUMPTION (25°C)

7.7.1 Memory +5V Voltage 5.00 Volts
Memory -6.1V voltage 6.10 Volts
+5V Current 10.3 ma
+5V Power 515 mw

7.7.2 Memory -6.1V Current 3.25 ma
Memory -6.1V Power 19.8 mw

7.7.3 Total Memory Idle Power 713 mw

7.7.5 Memory +5V Voltage 5.00 Volts
Memory -6.1V Voltage 6.10 Volts
+5V Current 638.68 ma
+5V Power 963.5 mw

7.7.6 Memory -6.1V Current 100.05 ma
Memory -6.1V Power 159 mw

7.7.7 Total Active Power 100.5 mw

7.8 READ COMPLETE TIMING

7.8.5 Delay 340 ns
Duration 260 ns

500 ns max.
250 ns min
450 ns max.

VOID - SEE SHEET 34
THIS SHEET REV A 160
<table>
<thead>
<tr>
<th>S/N</th>
<th>Date of Test</th>
<th>Tested by</th>
</tr>
</thead>
<tbody>
<tr>
<td>102</td>
<td>7-30-73</td>
<td>ec</td>
</tr>
</tbody>
</table>

**7.8.7 & 7.8.8 READ COMPLETE/DATA OUTPUT TIMING**

<table>
<thead>
<tr>
<th>DO-n</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>DO-0</td>
<td>OK</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-1</td>
<td>OK</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-2</td>
<td>OK</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-3</td>
<td>OK</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-4</td>
<td>OK</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-5</td>
<td>OK</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-6</td>
<td>OK</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-7</td>
<td>OK</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-8</td>
<td>OK</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-9</td>
<td>OK</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-10</td>
<td>OK</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-11</td>
<td>OK</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-12</td>
<td>OK</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-13</td>
<td>OK</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-14</td>
<td>OK</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-15</td>
<td>OK</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-16</td>
<td>OK</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-17</td>
<td>OK</td>
</tr>
</tbody>
</table>

**LIMITS**

- REFER TO TEST PROC.

**DO-10 - SEE SHEET 31**

**THIS SHEET NO.**

**REVISION**

101
7.9  SYSTEM FUNCTIONAL TEST

7.9.2  Did an error occur?
No  
Yes  Address ___ Bits ___  0 errors

7.9.4  Did an error occur?
No  
Yes  Address ___ Bits ___  0 errors

7.9.10 Did an error occur?
No  
Yes  Address ___ Bits ___  0 errors

7.9.16 Did an error occur?
No  
Yes  Address ___ Bits ___  0 errors

7.10  RANDOM ACCESS CAPABILITY

7.10.6 Did an error occur?
No  
Yes  Address ___ Bits ___  0 errors

7.10.7 Did an error occur?
a) No  
Yes  Address ___ Bits ___  0 errors
7.11 NON-VOLATILITY TEST

7.11.7 Did an error occur? &
7.11.9 No

Yes Address Bits 0 errors

7.12 MEMORY SELECT TEST

7.12.3 Address 0000 (Octal)

0000

7.12.4 Address 0001 0000 (Octal)

0010 0000 (Octal)
0011 0000 (Octal)
0100 0000 (Octal)
0101 0000 (Octal)
0110 0000 (Octal)
0111 0000 (Octal)
1000 0000 (Octal)
1001 0000 (Octal)
1010 0000 (Octal)
S/N 102

Date of Test 7-29-73
Tested By KIT

Address 1011 0000 (Octal)
1100 0000 (Octal)
1101 0000 (Octal)
1110 0000 (Octal)

Limits

Did an error occur?
No

Yes Address Bits 0 errors

7.13 WORST CASE PATTERN TEST

7.13.2 Did an error occur?
No

Yes Address Bits 0 errors

7.13.3 Did an error occur?
No

Yes Address Bits 0 errors
S/N 182

Date of Test 7-25
Tested By PDZ

7.13.4  

a) Did an error occur?  
   No ✓  
   Yes  Address  Bit  0 errors

b) Did an error occur?  
   No ✓  
   Yes  Address  Bit  0 errors

MOTOROLA INC.
Government Electronics Division

8291 E. McDowell Road
Scottsdale, Arizona 85252
8. TEMPERATURE TEST

8.2.1 Did any errors occur?  
No [✓] Yes [●]  
Address  
Bits  

8.2.3 Did any errors occur?  
No [✓] Yes [●]  
Address  
Bits  

8.2.4 HIGH TEMPERATURE  
Thermal Resistance  
50 minutes 1.874 K ohms  
60 minutes 1.730 K ohms  
70 minutes 1.626 K ohms  
80 minutes 1.556 K ohms  
90 minutes  

% change 7.7%  
6.0%  
4.92%  

8.2.5 -6.1V Voltage  
6.60 Volts  
4.32 Volts  
-6.1V Current  
3.95 mA  
11.6 mA  
-6.1V Power  
30.8 mW  
+5V Power  
554 mV

Total Memory Idle Power 92.2 mW  
170 mW max.
S/N 102  Date of Test 7-27-73  Tested by

3.2.6 Did an error occur?  

<table>
<thead>
<tr>
<th></th>
<th>Yes</th>
<th>Address</th>
<th>Bit</th>
<th>Limits</th>
</tr>
</thead>
<tbody>
<tr>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td>0 errors</td>
</tr>
</tbody>
</table>

8.2.7 -6.1V Voltage -0.40 Volts  +5V Voltage 5.25 Volts  
-6.1V Current 300 ma  +5V Current 784 ma  
-6.1V Power 1920 mw  +5V Power 4116 mv  

Total Memory Operate Power 6034 mw  7000 mw max.

8.2.8 WC a) Did an error occur?  

<table>
<thead>
<tr>
<th></th>
<th>Yes</th>
<th>Address</th>
<th>Bits</th>
<th>Limits</th>
</tr>
</thead>
<tbody>
<tr>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td>0 Errors</td>
</tr>
</tbody>
</table>

WC b) Did an error occur?  

<table>
<thead>
<tr>
<th></th>
<th>Yes</th>
<th>Address</th>
<th>Bits</th>
<th>Limits</th>
</tr>
</thead>
<tbody>
<tr>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td>0 Errors</td>
</tr>
</tbody>
</table>

WC c) Did an error occur?  

<table>
<thead>
<tr>
<th></th>
<th>Yes</th>
<th>Address</th>
<th>Bits</th>
<th>Limits</th>
</tr>
</thead>
<tbody>
<tr>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td>0 Errors</td>
</tr>
</tbody>
</table>

WC d) Did an error occur?  

<table>
<thead>
<tr>
<th></th>
<th>Yes</th>
<th>Address</th>
<th>Bits</th>
<th>Limits</th>
</tr>
</thead>
<tbody>
<tr>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td>0 Errors</td>
</tr>
</tbody>
</table>
S/N 102

DATE of TEST 7-24-79

Tested by RY

8.2.10 Did any errors occur?

No □ Yes □

Address

Bits

8.2.11 Did an error occur?  

No □ Yes □

Address

Bits

8.3 Low Temperature

8.3.1 Did any errors occur?

No □ Yes □

Address

Bits

8.3.3 Did any errors occur?

No □ Yes □

Address

Bits

8.3.5 Did any errors occur?

No □ Yes □

Address

Bits

Limits

0 Errors
6.3.6 LOW TEMPERATURE

Thermal Resistance

<table>
<thead>
<tr>
<th>Time</th>
<th>Resistance</th>
<th>% Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>150 min.</td>
<td>194.0 K ohms</td>
<td></td>
</tr>
<tr>
<td>160 min.</td>
<td>218.0 K ohms</td>
<td>12.4</td>
</tr>
<tr>
<td>170 min.</td>
<td>225.6 K ohms</td>
<td>3.5</td>
</tr>
<tr>
<td>180 min.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>190 min.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

8.3.7 Did an error occur? No

8.3.8 -6.1V Voltage -6.40 Volts +5V Voltage 5.25 Volts

<table>
<thead>
<tr>
<th>Voltage</th>
<th>Current</th>
<th>Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>-6.1V</td>
<td>9.8 ma</td>
<td>62.72 mv</td>
</tr>
<tr>
<td>+5V</td>
<td>11.0 ma</td>
<td>57.75 mv</td>
</tr>
</tbody>
</table>

Total Memory Idle Power 180.47 mv

8.3.9 -6.1V Voltage -6.40 Volts +5V Voltage 5.25 Volts

<table>
<thead>
<tr>
<th>Voltage</th>
<th>Current</th>
<th>Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>-6.1V</td>
<td>262 ma</td>
<td>1477 mw</td>
</tr>
<tr>
<td>+5V</td>
<td>683 ma</td>
<td>9585 mv</td>
</tr>
</tbody>
</table>

Total Memory Operate Power 5262 mw

169
S/N 102

Date of Test 7-27-73

Tested By

8.3.10 Did an error occur? Limits

No

Yes ___ Address ___ Bits ___ 0 Errors

8.3.11 WC a) Did an error occur?

No

Yes ___ Address ___ Bits ___ 0 Errors

WC b) Did an error occur?

No

Yes ___ Address ___ Bits ___ 0 Errors

WC c) Did an error occur?

No

Yes ___ Address ___ Bits ___ 0 Errors

WC d) Did an error occur?

No

Yes ___ Address ___ Bits ___ 0 Errors

8.3.13 Did any errors occur?

No

Yes ___ Address ___ Bits ___ 0 Errors
### HIGH VACUUM TEST

**W.O. 2021**

<table>
<thead>
<tr>
<th>TIME</th>
<th>PRESSURE (mm Hg A)</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>AMB.</td>
<td></td>
</tr>
<tr>
<td>1550</td>
<td>70.2</td>
<td></td>
</tr>
<tr>
<td>1555</td>
<td>70.2</td>
<td></td>
</tr>
<tr>
<td>1600</td>
<td>40.6</td>
<td></td>
</tr>
<tr>
<td>1632</td>
<td>1.4 x 10^-3</td>
<td></td>
</tr>
<tr>
<td>1732</td>
<td>9 x 10^-5</td>
<td></td>
</tr>
<tr>
<td>1807</td>
<td>1.9 x 10^-4</td>
<td></td>
</tr>
<tr>
<td>1900</td>
<td>8 x 10^-5</td>
<td></td>
</tr>
<tr>
<td>1900</td>
<td>6 x 10^-5</td>
<td></td>
</tr>
<tr>
<td>2100</td>
<td>5 x 10^{-3}</td>
<td></td>
</tr>
<tr>
<td>2700</td>
<td>5 x 10^-3</td>
<td></td>
</tr>
<tr>
<td>3000</td>
<td>4 x 10^-3</td>
<td></td>
</tr>
<tr>
<td>0300</td>
<td>3 x 10^-3</td>
<td></td>
</tr>
<tr>
<td>0340</td>
<td>2 x 10^-5</td>
<td></td>
</tr>
<tr>
<td>0500</td>
<td>1.5 x 10^-5</td>
<td></td>
</tr>
<tr>
<td>0600</td>
<td>1.3 x 10^-5</td>
<td></td>
</tr>
<tr>
<td>0700</td>
<td>1 x 10^-5</td>
<td></td>
</tr>
<tr>
<td>0900</td>
<td>4.2 x 10^-6</td>
<td>AMB</td>
</tr>
<tr>
<td>0930</td>
<td>7 x 10^-6</td>
<td></td>
</tr>
<tr>
<td>1000</td>
<td>5.8 x 10^-6</td>
<td></td>
</tr>
<tr>
<td>1030</td>
<td>5 x 10^-6</td>
<td></td>
</tr>
<tr>
<td>1100</td>
<td>5 x 10^-6</td>
<td></td>
</tr>
</tbody>
</table>

**Remarks:**

- Start pumping
<table>
<thead>
<tr>
<th>TIME</th>
<th>PRESSURE (mm Hg A)</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1130</td>
<td>4.9x10^-2</td>
<td>AIR</td>
</tr>
<tr>
<td>1200</td>
<td>4.7x10^-2</td>
<td></td>
</tr>
<tr>
<td>1230</td>
<td>4.5x10^-2</td>
<td></td>
</tr>
<tr>
<td>130</td>
<td>4.5x10^-2</td>
<td>Vent To Air</td>
</tr>
</tbody>
</table>
S/N 102  Date of Test 7-25-73
Tested by RDZ

9. VACUUM TEST

9.2 Did Any Bit Errors Occur?
No ☑
Yes ☐ Address _____ Bits _____ 0 Errors 7/25/73

9.2.1 Fast Decompression

Date 7-25-73  Tested by RDZ

Did Any Bit Errors Occur? ☑
No ☑
Yes ☐ Address _____ Bits _____ 0 Errors 7/25/73

9.2.2 Hard Vacuum

Date 7-25-73  Tested by RDZ

Did Any Bit Errors Occur? ☑
No ☑
Yes ☐ Address _____ Bits _____ 0 Errors

10. VIBRATION TEST

Date 7-26-73  Tested by RDZ

SINE SWEEP
Axis X - Did Any Bit Errors Occur?
No ☑
Yes ☐ Freq _____ Address _____ Bits _____ 0 Errors

173
Sheet 1 of Date 26 July 73

Project 4339 Unit PW Memory
Serial No. 102
Operator Pete Martin
Observer Bob Lott
Cycle Time Freq. to cps.

Reason for test

<table>
<thead>
<tr>
<th>Axis</th>
<th>Time Start</th>
<th>Time Stop</th>
<th>Total Time</th>
<th>E Value</th>
<th>G pH</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>15:35</td>
<td>15:42</td>
<td>4.3 min</td>
<td>.32</td>
<td>10g+5g</td>
<td>line sweep 500-2000 Hz</td>
</tr>
<tr>
<td>A</td>
<td>15:45</td>
<td>15:47</td>
<td>2 min</td>
<td></td>
<td>5.64gms</td>
<td>shaped random</td>
</tr>
</tbody>
</table>

Drive Monitor
Sig. Gen
Accel 84
Axis Y - Did Any Bit Error Occur?  
No [ ]  Yes [ ]  
Yes ___ Freq ___ Address ___ Bits ___  0 Errors

Axis Z - Did Any Bit Errors Occur?  
No ___  
Yes ___ Freq ___ Address ___ Bits ___  0 Errors

RANDOM VIBRATION

Axis X - Did Any Bit Errors Occur?  
No ___  
Yes ___ Freq ___ Address ___ Bits ___  0 Errors

Axis Y - Did Any Bit Errors Occur?  
No [ ]  Yes [ ]  
Yes ___ Freq ___ Address ___ Bits ___  0 Errors

Axis Z - Did Any Bit Errors Occur?  
No ___  
Yes ___ Freq ___ Address ___ Bits ___  0 Errors

11. SHOCK TEST

Date _____  Tested By _____

6 MILLISECOND DURATION SHOCK

Y Direction - Did Any Bit Errors Occur?  
No ___  
Yes ___ Address ___ Bits ___  0 Errors
Z Direction - Did Any Bit Errors Occur?

No _____
Yes _____ Address _______ Bits _______ 0 Errors

X Direction - Did Any Bit Errors Occur?

No _____
Yes _____ Address _______ Bits _______ 0 Errors

12 MILLISECOND DURATION SHOCK

Y Direction - Did Any Bit Errors Occur?

No _____
Yes _____ Address _______ Bits _______ 0 Errors

Z Direction - Did Any Bit Errors Occur?

No _____
Yes _____ Address _______ Bits _______ 0 Errors

X Direction - Did Any Bit Errors Occur?

No _____
Yes _____ Address _______ Bits _______ 0 Errors
7.4 CHASSIS ISOLATION

Impedance  \geq 10

7.5 INPUT SIGNAL LOADING

7.5.2 Current from INITIATE PULSE to Gnd \(1.086\, \text{ma}\)  \(\leq 2\, \text{ma}\)
Current from 2.4V to INITIATE PULSE \(1.25\, \mu\text{a}\)  \(\leq 20\, \mu\text{a}\)

7.5.3 Current from MEM SEL 1 to Gnd \(1.08\, \text{ma}\)  \(\leq 2\, \text{ma}\)
Current from 2.4V to MEM SEL 1 \(0.65\, \mu\text{a}\)  \(\leq 20\, \mu\text{a}\)

7.5.4 Current from MEM SEL 2 to Gnd \(1.114\, \text{ma}\)  \(\leq 2\, \text{ma}\)
Current from 2.4V to MEM SEL 2 \(0.76\, \mu\text{a}\)  \(\leq 20\, \mu\text{a}\)
Current from MEM SEL 3 to Gnd \(1.11\, \text{ma}\)  \(\leq 2\, \text{ma}\)
Current from 2.4V to MEM SEL 3 \(1.0\, \mu\text{a}\)  \(\leq 20\, \mu\text{a}\)
Current from MEM SEL 4 to Gnd \(1.11\, \text{ma}\)  \(\leq 2\, \text{ma}\)
Current from 2.4V to MEM SEL 4 \(0.69\, \mu\text{a}\)  \(\leq 20\, \mu\text{a}\)

7.5.5 Current from READ/WRITE to Gnd \(757\, \text{ma}\)  \(\leq 2\, \text{ma}\)
Current from 2.4V to READ/WRITE \(1.43\, \mu\text{a}\)  \(\leq 20\, \mu\text{a}\)

7.5.6 Current from ADDRESS 2\(^0\) to Gnd \(1.06\, \text{ma}\)  \(\leq 2\, \text{ma}\)
Current from 2.4V to ADDRESS 2\(^0\) \(0.66\, \mu\text{a}\)  \(\leq 20\, \mu\text{a}\)
S/N 102

Date of Test 7-30-73

Tested By: P6C

Limits

Current from ADDRESS 21 to Gnd 1.05 ma  ≤ 2 ma

Current from 2.4V to ADDRESS 21 0.65 µa  ≤ 20 µa

Current from ADDRESS 22 to Gnd 1.07 ma  ≤ 2 ma

Current from 2.4V to ADDRESS 22 0.68 µa  ≤ 20 µa

Current from ADDRESS 23 to Gnd 1.05 ma  ≤ 2 ma

Current from 2.4V to ADDRESS 23 0.64 µa  ≤ 20 µa

Current from ADDRESS 24 to Gnd 1.03 ma  ≤ 2 ma

Current from 2.4V to ADDRESS 24 0.62 µa  ≤ 20 µa
S/N 102 Date of Test 7-30-73

Current from ADDRESS 2⁵ to Gnd 79 ma ≤ 2 ma
Current from 2.4V to ADDRESS 2⁵ 60 μA ≤ 20 μA

Current from ADDRESS 2⁶ to Gnd 106 ma ≤ 2 ma
Current from 2.4V to ADDRESS 2⁶ 66 μA ≤ 20 μA

Current from ADDRESS 2⁷ to Gnd 285 ma ≤ 2 ma
Current from 2.4V to ADDRESS 2⁷ 56 μA ≤ 20 μA

Current from ADDRESS 2⁸ to Gnd 1034 ma ≤ 2 ma
Current from 2.4V to ADDRESS 2⁸ 51 μA ≤ 20 μA

Current from ADDRESS 2⁹ to Gnd 999 ma ≤ 2 ma
Current from 2.4V to ADDRESS 2⁹ 46 μA ≤ 20 μA

Current from ADDRESS 2¹⁰ to Gnd 864 ma ≤ 2 ma
Current from 2.4V to ADDRESS 2¹⁰ 31 μA ≤ 20 μA

Current from ADDRESS 2¹¹ to Gnd 865 ma ≤ 2 ma
Current from 2.4V to ADDRESS 2¹¹ 33 μA ≤ 20 μA

Current from DATA IN BIT 0 to Gnd 840 ma ≤ 2 ma
Current from 2.4V to DATA IN BIT 0 52 μA ≤ 20 μA
<table>
<thead>
<tr>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Current from DATA IN BIT 1 to Gnd</td>
<td>837 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 1</td>
<td>62 µA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 2 to Gnd</td>
<td>830 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 2</td>
<td>62 µA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 3 to Gnd</td>
<td>886 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 3</td>
<td>52 µA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 4 to Gnd</td>
<td>809 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 4</td>
<td>54 µA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 5 to Gnd</td>
<td>887 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 5</td>
<td>56 µA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 6 to Gnd</td>
<td>958 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 6</td>
<td>38 µA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 7 to Gnd</td>
<td>969 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 7</td>
<td>38 µA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 8 to Gnd</td>
<td>930 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 8</td>
<td>39 µA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 9 to Gnd</td>
<td>974 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 9</td>
<td>86 µA</td>
</tr>
</tbody>
</table>

**Governmen'! Electros! Division**

A 94990 12-P13721D
<table>
<thead>
<tr>
<th>Description</th>
<th>Value 1</th>
<th>Value 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Current from DATA IN BIT 10 to Gnd</td>
<td>969 ma</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 10</td>
<td>78 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 11 to Gnd</td>
<td>963 ma</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 11</td>
<td>79 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 12 to Gnd</td>
<td>834 ma</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 12</td>
<td>99 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 13 to Gnd</td>
<td>827 ma</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 13</td>
<td>75 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 14 to Gnd</td>
<td>812 ma</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 14</td>
<td>70 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 15 to Gnd</td>
<td>890 ma</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 15</td>
<td>55 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 16 to Gnd</td>
<td>885 ma</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 16</td>
<td>55 µa</td>
<td>≤ 20 µa</td>
</tr>
<tr>
<td>Current from DATA IN BIT 17 to Gnd</td>
<td>890 ma</td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 17</td>
<td>52 µa</td>
<td>≤ 20 µa</td>
</tr>
</tbody>
</table>
7.6 VERIFICATION OF OPEN COLLECTOR ON OUTPUT SIGNALS

7.6.3 READ COMPLETE voltage 30 mv ≤ 100 mv

7.6.4 DATA OUT BIT 0 voltage 64 mv ≤ 100 mv
DATA OUT BIT 1 voltage 64 mv ≤ 100 mv
DATA OUT BIT 2 voltage 64 mv ≤ 100 mv
DATA OUT BIT 3 voltage 64 mv ≤ 100 mv
DATA OUT BIT 4 voltage 64 mv ≤ 100 mv
DATA OUT BIT 5 voltage 64 mv ≤ 100 mv
DATA OUT BIT 6 voltage 64 mv ≤ 100 mv
DATA OUT BIT 7 voltage 64 mv ≤ 100 mv
DATA OUT BIT 8 voltage 10 mv ≤ 100 mv
DATA OUT BIT 9 voltage 95 mv ≤ 100 mv
DATA OUT BIT 10 voltage 90 mv ≤ 100 mv
DATA OUT BIT 11 voltage 90 mv ≤ 100 mv
DATA OUT BIT 12 voltage 80 mv ≤ 100 mv
DATA OUT BIT 13 voltage 75 mv ≤ 100 mv
DATA OUT BIT 14 voltage 70 mv ≤ 100 mv
DATA OUT BIT 15 voltage 80 mv ≤ 100 mv
DATA OUT BIT 16 voltage 90 mv ≤ 100 mv
DATA OUT BIT 17 voltage 95 mv ≤ 100 mv
7.7 POWER CONSUMPTION (25°C)

7.7.1 Memory +5V Voltage 6.00 Volts
Memory -6.1V Voltage 6.10 Volts
+5V Current 10.3 ma
+5V Power 51.5 mw

7.7.2 Memory -6.1V Current 3.25 ma
Memory -6.1V Power 19.8 mw

7.7.3 Total Memory Idle Power 21.3 mw

170 mw max

7.7.5 Memory +5V Voltage 5.00 Volts
Memory -6.1V Voltage 6.10 Volts
+5V Current 638 ma
+5V Power 3.5 mw

7.7.6 Memory -6.1V Current 159 ma
Memory -6.1V Power 97 mw

7.7.7 Total Active Power 100.5 mw

7.8 READ COMPLETE TIMING

7.8.5 Delay 340 ns
Duration 260 ns

500 ns max.
250 ns min
450 ns max.
S/N 102

Date of Test 2-30-73
Tested by

7.8.7 READ COMPLETE/DATA OUTPUT TIMING

<table>
<thead>
<tr>
<th>TEST</th>
<th>RESULT</th>
</tr>
</thead>
<tbody>
<tr>
<td>DO-0</td>
<td>OK</td>
</tr>
<tr>
<td>DO-1</td>
<td>OK</td>
</tr>
<tr>
<td>DO-2</td>
<td>OK</td>
</tr>
<tr>
<td>DO-3</td>
<td>OK</td>
</tr>
<tr>
<td>DO-4</td>
<td>OK</td>
</tr>
<tr>
<td>DO-5</td>
<td>OK</td>
</tr>
<tr>
<td>DO-6</td>
<td>OK</td>
</tr>
<tr>
<td>DO-7</td>
<td>OK</td>
</tr>
<tr>
<td>DO-8</td>
<td>OK</td>
</tr>
<tr>
<td>DO-9</td>
<td>OK</td>
</tr>
<tr>
<td>DO-10</td>
<td>OK</td>
</tr>
<tr>
<td>DO-11</td>
<td>OK</td>
</tr>
<tr>
<td>DO-12</td>
<td>OK</td>
</tr>
<tr>
<td>DO-13</td>
<td>OK</td>
</tr>
<tr>
<td>DO-14</td>
<td>OK</td>
</tr>
<tr>
<td>DO-15</td>
<td>OK</td>
</tr>
<tr>
<td>DO-16</td>
<td>OK</td>
</tr>
<tr>
<td>DO-17</td>
<td>OK</td>
</tr>
</tbody>
</table>

Refer to test proc.

184
7.9 SYSTEM FUNCTIONAL TEST

7.9.2 Did an error occur?
No □
Yes □ Address □ Bits □ 0 errors

7.9.4 Did an error occur?
No □
Yes □ Address □ Bits □ 0 errors

7.9.10 Did an error occur?
No □
Yes □ Address □ Bits □ 0 errors

7.9.16 Did an error occur?
No □
Yes □ Address □ Bits □ 0 errors

7.10 RANDOM ACCESS CAPABILITY

7.10.6 Did an error occur?
No □
Yes □ Address □ Bits □ 0 errors

7.10.7 Did an error occur?
a) No □
Yes □ Address □ Bits □ 0 errors

Date of Test 7-30-73
Tested By □

MOTOROLA INC.
Government Electronics Division

SIZE CODE IDENT NO. DRAW NO.
A 94990 12-P13721D
### 7.11 NON-VOLATILITY TEST

#### 7.11.7 Did an error occur?

- **No**
- **Yes**

<table>
<thead>
<tr>
<th>Address Bits</th>
<th>0 errors</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td></td>
</tr>
</tbody>
</table>

#### 7.11.9 Did an error occur?

- **No**
- **Yes**

<table>
<thead>
<tr>
<th>Address Bits</th>
<th>0 errors</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td></td>
</tr>
</tbody>
</table>

### 7.12 MEMORY SELECT TEST

#### 7.12.3 Address

<table>
<thead>
<tr>
<th>Address</th>
<th>0000 (Octal)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>0000</td>
</tr>
</tbody>
</table>

#### 7.12.4 Address

<table>
<thead>
<tr>
<th>Address</th>
<th>0000 (Octal)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td>0010</td>
<td>0000</td>
</tr>
<tr>
<td>0011</td>
<td>0000</td>
</tr>
<tr>
<td>0100</td>
<td>0000</td>
</tr>
<tr>
<td>0101</td>
<td>0000</td>
</tr>
<tr>
<td>0110</td>
<td>0000</td>
</tr>
<tr>
<td>0111</td>
<td>0000</td>
</tr>
<tr>
<td>1000</td>
<td>0000</td>
</tr>
<tr>
<td>1001</td>
<td>0000</td>
</tr>
<tr>
<td>1010</td>
<td>0000</td>
</tr>
</tbody>
</table>
S/N 102

Date of Test 2-30-73
Tested By P6C

Address 1011 0000 (Octal)
1100 0000 (Octal)
1101 0000 (Octal)
1110 0000 (Octal)

7.12.6 Did an error occur?
No ✓
Yes Address ___ Bits ___ 0 errors

7.13 WORST CASE PATTERN TEST

7.13.2 Did an error occur?
No ✓
Yes Address ___ Bits ___ 0 errors

7.13.3 Did an error occur?
No ✓
Yes Address ___ Bits ___ 0 errors

187
7.13.4  a) Did an error occur?
   No  
   Yes  Address  Bit  0 errors

b) Did an error occur?
   No  
   Yes  Address  Bit  0 errors
# Revisions

<table>
<thead>
<tr>
<th>LTR</th>
<th>Description</th>
<th>Date</th>
<th>Approved</th>
</tr>
</thead>
<tbody>
<tr>
<td>X1</td>
<td>Initial Release</td>
<td>------</td>
<td></td>
</tr>
<tr>
<td>X2</td>
<td>Incorporated changes prior to First Usage</td>
<td>3-16-73</td>
<td></td>
</tr>
<tr>
<td>X3</td>
<td>Change -6.9V to -6.1V</td>
<td>6-18-73</td>
<td></td>
</tr>
<tr>
<td>X4</td>
<td>Change 6000mw to 7000mw, pages 10, 17, 19, 30. Change weight from 6.0 to 6.5 pounds, page 2.</td>
<td>7-24-73</td>
<td></td>
</tr>
</tbody>
</table>

Asterisk indicates data which is nonmandatory - for information only.

This document cleared through QA Records Center.

Interpret drawing in accordance with standards prescribed by Motorola Inc.
1. **SCOPE**

This test data sheet is to be used to record data as required by the Acceptance Test Procedure for the Low Power Random Access Spacecraft Memory.

2. **REFERENCE INFORMATION**

2.1 **SPECIFICATIONS APPLICABLE**

- S-562-P-24: Low Power Random Access Spacecraft Memory
- 12-P13722D: Acceptance Test Procedure, Low Power Random Access Spacecraft Memory

3. **TEST DATA**

<table>
<thead>
<tr>
<th>Unit S/N</th>
<th>Start Date of Tests</th>
</tr>
</thead>
<tbody>
<tr>
<td>102</td>
<td>1-7-74</td>
</tr>
</tbody>
</table>

Tested by

ATP PARA. NO. 3.1 **EQUIVALENT TEST EQUIPMENT**

- DIGITEC 260 MULTIMETER
- EH 138 PULSE GEN.
- TSI 361-R COUNTER

4. **PHYSICAL CHARACTERISTICS**

6.1 **WEIGHT**

Weight of LP-RASM = Pounds 6.5 pounds

190
6.2 DIMENSIONS

H = __________ inches
W = __________ inches
MW = __________ inches
D = __________ inches
MD = __________ inches

V = H x W x D = __________ inches³

 Limit

≤ 160 inches³
7.4 CHASSIS ISOLATION

Impedance \( > 10 \text{ M}\Omega \)

Limit \( \geq 9 \text{ megohms} \)

7.5 INPUT SIGNAL LOADING

7.5.2 Current from INITIATE PULSE to Gnd \( \leq 2 \text{ mA} \)
Current from 2.4V to INITIATE PULSE \( \leq 20 \mu\text{A} \)

7.5.3 Current from MEM SEL 1 to Gnd \( \leq 2 \text{ mA} \)
Current from 2.4V to MEM SEL 1 \( \leq 20 \mu\text{A} \)

7.5.4 Current from MEM SEL 2 to Gnd \( \leq 2 \text{ mA} \)
Current from 2.4V to MEM SEL 2 \( \leq 20 \mu\text{A} \)

Current from MEM SEL 3 to Gnd \( \leq 2 \text{ mA} \)
Current from 2.4V to MEM SEL 3 \( \leq 20 \mu\text{A} \)

Current from MEM SEL 4 to Gnd \( \leq 2 \text{ mA} \)
Current from 2.4V to MEM SEL 4 \( \leq 20 \mu\text{A} \)

7.5.5 Current from READ/WRITE to Gnd \( \leq 2 \text{ mA} \)
Current from 2.4V to READ/WRITE \( \leq 20 \mu\text{A} \)

7.5.6 Current from ADDRESS 2\textsuperscript{0} to Gnd \( \leq 2 \text{ mA} \)
Current from 2.4V to ADDRESS 2\textsuperscript{0} \( \leq 20 \mu\text{A} \)
<table>
<thead>
<tr>
<th>Current from ADDRESS</th>
<th>Limits</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 to Gnd</td>
<td>( \leq 2 \text{ ma} )</td>
</tr>
<tr>
<td>2.4V to ADDRESS 1</td>
<td>( \leq 20 \mu\text{a} )</td>
</tr>
<tr>
<td>2 to Gnd</td>
<td>( \leq 2 \text{ ma} )</td>
</tr>
<tr>
<td>2.4V to ADDRESS 2</td>
<td>( \leq 20 \mu\text{a} )</td>
</tr>
<tr>
<td>3 to Gnd</td>
<td>( \leq 2 \text{ ma} )</td>
</tr>
<tr>
<td>2.4V to ADDRESS 3</td>
<td>( \leq 20 \mu\text{a} )</td>
</tr>
<tr>
<td>4 to Gnd</td>
<td>( \leq 2 \text{ ma} )</td>
</tr>
<tr>
<td>2.4V to ADDRESS 4</td>
<td>( \leq 20 \mu\text{a} )</td>
</tr>
<tr>
<td>Current from ADDRESS</td>
<td>Limits</td>
</tr>
<tr>
<td>----------------------</td>
<td>--------</td>
</tr>
<tr>
<td>2^5 to Gnd</td>
<td>\leq 2 \text{,mA}</td>
</tr>
<tr>
<td>2.4V to ADDRESS 2^5</td>
<td>\leq 20 \text{,\mu A}</td>
</tr>
<tr>
<td>2^6 to Gnd</td>
<td>\leq 2 \text{,mA}</td>
</tr>
<tr>
<td>2.4V to ADDRESS 2^6</td>
<td>\leq 20 \text{,\mu A}</td>
</tr>
<tr>
<td>2^7 to Gnd</td>
<td>\leq 2 \text{,mA}</td>
</tr>
<tr>
<td>2.4V to ADDRESS 2^7</td>
<td>\leq 20 \text{,\mu A}</td>
</tr>
<tr>
<td>2^8 to Gnd</td>
<td>\leq 2 \text{,mA}</td>
</tr>
<tr>
<td>2.4V to ADDRESS 2^8</td>
<td>\leq 20 \text{,\mu A}</td>
</tr>
<tr>
<td>2^9 to Gnd</td>
<td>\leq 2 \text{,mA}</td>
</tr>
<tr>
<td>2.4V to ADDRESS 2^9</td>
<td>\leq 20 \text{,\mu A}</td>
</tr>
<tr>
<td>2^10 to Gnd</td>
<td>\leq 2 \text{,mA}</td>
</tr>
<tr>
<td>2.4V to ADDRESS 2^{10}</td>
<td>\leq 20 \text{,\mu A}</td>
</tr>
<tr>
<td>2^11 to Gnd</td>
<td>\leq 2 \text{,mA}</td>
</tr>
<tr>
<td>2.4V to ADDRESS 2^{11}</td>
<td>\leq 20 \text{,\mu A}</td>
</tr>
<tr>
<td>DATA IN BIT 0 to Gnd</td>
<td>\leq 2 \text{,mA}</td>
</tr>
<tr>
<td>2.4V to DATA IN BIT 0</td>
<td>\leq 20 \text{,\mu A}</td>
</tr>
<tr>
<td>S/N</td>
<td>Date of Test</td>
</tr>
<tr>
<td>-----</td>
<td>--------------</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>Current from DATA IN BIT 1 to Gnd</td>
<td>( _ _ _ \text{ mA} )</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 1</td>
<td>( _ _ _ \text{ ( \mu )A} )</td>
</tr>
<tr>
<td>Current from DATA IN BIT 2 to Gnd</td>
<td>( _ _ _ \text{ mA} )</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 2</td>
<td>( _ _ _ \text{ ( \mu )A} )</td>
</tr>
<tr>
<td>Current from DATA IN BIT 3 to Gnd</td>
<td>( _ _ _ \text{ mA} )</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 3</td>
<td>( _ _ _ \text{ ( \mu )A} )</td>
</tr>
<tr>
<td>Current from DATA IN BIT 4 to Gnd</td>
<td>( _ _ _ \text{ mA} )</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 4</td>
<td>( _ _ _ \text{ ( \mu )A} )</td>
</tr>
<tr>
<td>Current from DATA IN BIT 5 to Gnd</td>
<td>( _ _ _ \text{ mA} )</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 5</td>
<td>( _ _ _ \text{ ( \mu )A} )</td>
</tr>
<tr>
<td>Current from DATA IN BIT 6 to Gnd</td>
<td>( _ _ _ \text{ mA} )</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 6</td>
<td>( _ _ _ \text{ ( \mu )A} )</td>
</tr>
<tr>
<td>Current from DATA IN BIT 7 to Gnd</td>
<td>( _ _ _ \text{ mA} )</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 7</td>
<td>( _ _ _ \text{ ( \mu )A} )</td>
</tr>
<tr>
<td>Current from DATA IN BIT 8 to Gnd</td>
<td>( _ _ _ \text{ mA} )</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 8</td>
<td>( _ _ _ \text{ ( \mu )A} )</td>
</tr>
<tr>
<td>Current from DATA IN BIT 9 to Gnd</td>
<td>( _ _ _ \text{ mA} )</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 9</td>
<td>( _ _ _ \text{ ( \mu )A} )</td>
</tr>
</tbody>
</table>
Current from DATA IN BIT 10 to Gnd _____ ma ≤ 2 ma
Current from 2.4V to DATA IN BIT 10 _____ µa ≤ 20 µa
Current from DATA IN BIT 11 to Gnd _____ ma ≤ 2 ma
Current from 2.4V to DATA IN BIT 11 _____ µa ≤ 20 µa
Current from DATA IN BIT 12 to Gnd _____ ma ≤ 2 ma
Current from 2.4V to DATA IN BIT 12 _____ µa ≤ 20 µa
Current from DATA IN BIT 13 to Gnd _____ ma ≤ 2 ma
Current from 2.4V to DATA IN BIT 14 _____ µa ≤ 20 µa
Current from DATA IN BIT 14 to Gnd _____ ma ≤ 2 ma
Current from 2.4V to DATA IN BIT 14 _____ µa ≤ 20 µa
Current from DATA IN BIT 15 to Gnd _____ ma ≤ 2 ma
Current from 2.4V to DATA IN BIT 15 _____ µa ≤ 20 µa
Current from DATA IN BIT 16 to Gnd _____ ma ≤ 2 ma
Current from 2.4V to DATA IN BIT 17 _____ µa ≤ 20 µa
Current from DATA IN BIT 17 to Gnd _____ ma ≤ 2 ma
Current from 2.4V to DATA IN BIT 17 _____ µa ≤ 20 µa
### Verification of Open Collector on Output Signals

<p>| | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Limit</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100 mv</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100 mv</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100 mv</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100 mv</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100 mv</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100 mv</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100 mv</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100 mv</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100 mv</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100 mv</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100 mv</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100 mv</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100 mv</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**7.6.3** Read Complete Voltage

**7.6.4** Data Out Bit 0 Voltage

**Data Out Bit 1 Voltage**

**Data Out Bit 2 Voltage**

**Data Out Bit 3 Voltage**

**Data Out Bit 4 Voltage**

**Data Out Bit 5 Voltage**

**Data Out Bit 6 Voltage**

**Data Out Bit 7 Voltage**

**Data Out Bit 8 Voltage**

**Data Out Bit 9 Voltage**

**Data Out Bit 10 Voltage**

**Data Out Bit 11 Voltage**

**Data Out Bit 12 Voltage**

**Data Out Bit 13 Voltage**

**Data Out Bit 14 Voltage**

**Data Out Bit 15 Voltage**

**Data Out Bit 16 Voltage**

**Data Out Bit 17 Voltage**
7.7 POWER CONSUMPTION (25°C)

7.7.1 Memory +5V Voltage 5.00 Volts
Memory -6.1V voltage -6.10 Volts
+5V Current 10.4 ma
+5V Power 52 mw

7.7.2 Memory -6.1V Current 3.3 ma
Memory -6.1V Power 20.1 mw

7.7.3 Total Memory Idle Power 72.1 mw

7.7.5 Memory +5V Voltage 5.00 Volts
Memory -6.1V Voltage -6.10 Volts
+5V Current 709 ma
+5V Power 3545 mw

7.7.6 Memory -6.1V Current 268 ma
Memory -6.1V Power 1635 mw

7.7.7 Total Active Power 5180 mw
7000 mw max.

7.8 READ COMPLETE TIMING

7.8.5 Delay ns
Duration ns
500 ns max.
250 ns min
450 ns max.
7.8.7 & 7.8.8

READ COMPLETE/DATA OUTPUT TIMING

<table>
<thead>
<tr>
<th>DO</th>
<th>OK</th>
<th>REJECT</th>
</tr>
</thead>
<tbody>
<tr>
<td>DO-0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-11</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-12</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-13</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-14</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-15</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-16</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DO-17</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

LIMITS

REFER TO TEST PROC.
7.9 SYSTEM FUNCTIONAL TEST

7.9.2 Did an error occur?
No X
Yes Address Bits 0 errors

7.9.4 Did an error occur?
No X
Yes Address Bits 0 errors

7.9.10 Did an error occur?
No X
Yes Address Bits 0 errors

7.9.16 Did an error occur?
No X
Yes Address Bits 0 errors

7.10 RANDOM ACCESS CAPABILITY

7.10.6 Did an error occur?
No X
Yes Address Bits 0 errors

7.10.7 Did an error occur?
a) No X
Yes Address Bits 0 errors
S/N 102

Date of Test 1-7-74
Tested By TME

Limits

b) No  
Yes Address ___ Bits ___ 0 errors

c) No  
Yes Address ___ Bits ___ 0 errors

7.11 NON-VOLATILITY TEST

7.11.7 Did an error occur?
& No  
7.11.9 Yes Address ___ Bits ___ 0 errors

7.12 MEMORY SELECT TEST

7.12.3 Address 0000 (Octal) 0000

7.12.4 Address 0001 0000 (Octal) 0000
0010 0000 (Octal) 0000
0011 0000 (Octal) 0000
0100 0000 (Octal) 0000
0101 0000 (Octal) 0000
0110 0000 (Octal) 0000
0111 0000 (Octal) 0000
1000 0000 (Octal) 0000
1001 0000 (Octal) 0000
1010 0000 (Octal) 0000

201
S/N 102

Date of Test 1-7-24
Tested By Y.Limi

Address 1011 0000 (Octal) 0000
1100 0000 (Octal) 0000
1101 0000 (Octal) 0000
1110 0000 (Octal) 0000

7.12.6 Did an error occur?
No X
Yes Address Bits 0 errors

7.13 WORST CASE PATTERN TEST

7.13.2 Did an error occur?
No X
Yes Address Bits 0 errors

7.13.3 Did an error occur?
No X
Yes Address Bits 0 errors
S/N 102

Date of Test 1-7-74
Tested By

Limits

7.13.4 a) Did an error occur?
   No X
   Yes Address Bit 0 errors

b) Did an error occur?
   No X
   Yes Address Bit 0 errors

203
8. TEMPERATURE TEST

8.2.1 Did any errors occur?

No ☒ ☒ ☒ ☒ Yes Address _______ 0 Errors

Bits _______

8.2.3 Did any errors occur?

No ☒ ☒ ☒ ☒ Yes Address _______ 0 Errors

Bits _______

8.2.4 HIGH TEMPERATURE

Thermal Resistance

50 minutes 1.707 K ohms

60 minutes 1.595 K ohms % change 6.6

70 minutes 1.575 K ohms % change 5.02

80 minutes 1.454 K ohms % change 4.02

90 minutes ___ K ohms % change ______

8.2.5 -6.1V Voltage 6.40 Volts +5V Voltage 5.25 Volts

-6.1V Current 5.0 ma +5V Current 11.7 ma

-6.1V Power 32 mw +5V Power 61.4 mw

Total Memory Idle Power 93.4 mw 170 mw max.

S/N 102 Date of Test 1-7-74
Tested by _______
8.2.6 Did an error occur?
No
Yes Address _____ Bit _____ 0 errors

8.2.7 -6.1V Voltage 6.40 Volts +5V Voltage 5.25 Volts
-6.1V Current 340 ma +5V Current 840 ma
-6.1V Power 2176 mw +5V Power 1410 mv

Total Memory Operate Power 6586 mw 7000 mw max.

8.2.8 WC a) Did an error occur?
No
Yes Address _____ Bits _____ 0 Errors

WC b) Did an error occur?
No
Yes Address _____ Bits _____ 0 Errors

WC c) Did an error occur?
No
Yes Address _____ Bits _____ 0 Errors

WC d) Did an error occur?
No
Yes Address _____ Bits _____ 0 Errors
S/N 102

DATE of TEST 1-7-74
Tested by MEC

8.2.10 Did any errors occur?
No X
Yes Address
Bits

8.2.11 Did an error occur?
No X
Yes Address
Bits

8.3 Low Temperature 8.20A -40C 1-8-74

8.3.3 Did any errors occur?
No X
Yes Address
Bits

8.3.5 Did any errors occur?
No X
Yes Address
Bits

Limits

No Errors

0 Errors

0 Errors

0 Errors
8.3.6 LOW TEMPERATURE

Thermal Resistance

<table>
<thead>
<tr>
<th>Time (minutes)</th>
<th>Resistance (K ohms)</th>
<th>% Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>150</td>
<td>145.2</td>
<td></td>
</tr>
<tr>
<td>160</td>
<td>147.3</td>
<td>1.4</td>
</tr>
<tr>
<td>170</td>
<td></td>
<td></td>
</tr>
<tr>
<td>180</td>
<td></td>
<td></td>
</tr>
<tr>
<td>190</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

8.3.7 Did an error occur? Limits

No X

Yes Address Bits 0 Errors

8.3.8 -6.1V Voltage -6.4 Volts +5V Voltage 5.25 Volts
       -6.1V Current 9.3 ma +5V Current 11.2 ma
       -6.1V Power 52.5 mv +5V Power 58.8 mv

Total Memory Idle Power 118.3 mv 170 mv max.

8.3.9 -6.1V Voltage -6.40 Volts +5V Voltage 5.25 Volts
       -6.1V Current 300 ma +5V Current 748 ma
       -6.1V Power 1920 mw +5V Power 3927 mw

Total Memory Operate Power 5847 mw 7000 mw max.
S/N 102
Date of Test 1-8-74
Tested By [Signature]

8.3.10 Did an error occur?
No [X]
Yes [ ] Address [ ] Bits [ ]

8.3.11 WC a) Did an error occur?
No [X]
Yes [ ] Address [ ] Bits [ ]

WC b) Did an error occur?
No [X]
Yes [ ] Address [ ] Bits [ ]

WC c) Did an error occur?
No [X]
Yes [ ] Address [ ] Bits [ ]

WC d) Did an error occur?
No [X]
Yes [ ] Address [ ] Bits [ ]

8.3.13 Did any errors occur?
No [X]
Yes [ ] Address [ ] Bits [ ]

Limits

MOTOROLA INC.
Government Electronics Division
6201 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA 85253

AV-2-8-1958-109A-3-69 Dwg Format

SIZE CODE IDENT NO. Dwg No.
A 94990 12-P13721D

SCALE REVISION SHEET 20

208
9.

**VACUUM TEST**

9.2 Did Any Bit Errors Occur?

No

Yes Address _____ Bits _____ 0 Errors

9.2.1 Fast Decompression

Date_______ Tested by_______

Did Any Bit Errors Occur?

No

Yes Address _____ Bits _____ 0 Errors

9.2.2 Hard Vacuum

Date_______ Tested by_______

Did Any Bit Errors Occur?

No

Yes Address _____ Bits _____ 0 Errors

10.

**VIBRATION TEST**

Date_______ Tested by_______

SINE SWEEP

Axis X - Did Any Bit Errors Occur?

No

Yes Freq_______ Address_____ Bits_____ 0 Errors
<table>
<thead>
<tr>
<th>Axis Y - Did Any Bit Error Occur?</th>
<th>Limits</th>
</tr>
</thead>
<tbody>
<tr>
<td>No</td>
<td></td>
</tr>
<tr>
<td>Yes ___ Freq ___ Address ___ Bits ___</td>
<td>0 Errors</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Axis Z - Did Any Bit Errors Occur?</th>
</tr>
</thead>
<tbody>
<tr>
<td>No</td>
</tr>
<tr>
<td>Yes ___ Freq ___ Address ___ Bits ___</td>
</tr>
</tbody>
</table>

**RANDOM VIBRATION**

<table>
<thead>
<tr>
<th>Axis X - Did Any Bit Errors Occur?</th>
</tr>
</thead>
<tbody>
<tr>
<td>No</td>
</tr>
<tr>
<td>Yes ___ Freq ___ Address ___ Bits ___</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Axis Y - Did Any Bit Errors Occur?</th>
</tr>
</thead>
<tbody>
<tr>
<td>No</td>
</tr>
<tr>
<td>Yes ___ Freq ___ Address ___ Bits ___</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Axis Z - Did Any Bit Errors Occur?</th>
</tr>
</thead>
<tbody>
<tr>
<td>No</td>
</tr>
<tr>
<td>Yes ___ Freq ___ Address ___ Bits ___</td>
</tr>
</tbody>
</table>

11. **SHOCK TEST**

<table>
<thead>
<tr>
<th>Date ______</th>
<th>Tested By ________</th>
</tr>
</thead>
</table>

**6 MILLISECOND DURATION SHOCK**

<table>
<thead>
<tr>
<th>Y Direction - Did Any Bit Errors Occur?</th>
</tr>
</thead>
<tbody>
<tr>
<td>No</td>
</tr>
<tr>
<td>Yes ___ Address ___ Bits ___</td>
</tr>
</tbody>
</table>

---

**MOTOROLA INC.**

**Government Electronics Division**

**AV-2-B-1599H 100A-7 69 DWG FORMAT**
Z Direction - Did Any Bit Errors Occur?
No ____
Yes ___ Address _______ Bits _______ 0 Errors

X Direction - Did Any Bit Errors Occur?
No ____
Yes ___ Address _______ Bits _______ 0 Errors

12 MILLISECOND DURATION SHOCK
Y Direction - Did Any Bit Errors Occur?
No ____
Yes ___ Address _______ Bits _______ 0 Errors

Z Direction - Did Any Bit Errors Occur?
No ____
Yes ___ Address _______ Bits _______ 0 Errors

X Direction - Did Any Bit Errors Occur?
No ____
Yes ___ Address _______ Bits _______ 0 Errors
7.4 CHASSIS ISOLATION

<table>
<thead>
<tr>
<th>Impedance</th>
<th>Limit</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>( \geq 9 \text{ megohms} )</td>
</tr>
</tbody>
</table>

7.5 INPUT SIGNAL LOADING

7.5.2 Current from INITIATE PULSE to Gnd \( \leq 2 \text{ ma} \)
Current from 2.4V to INITIATE PULSE \( \leq 20 \mu \text{a} \)

7.5.3 Current from MEM SEL 1 to Gnd \( \leq 2 \text{ ma} \)
Current from 2.4V to MEM SEL 1 \( \leq 20 \mu \text{a} \)

7.5.4 Current from MEM SEL 2 to Gnd \( \leq 2 \text{ ma} \)
Current from 2.4V to MEM SEL 2 \( \leq 20 \mu \text{a} \)
Current from MEM SEL 3 to Gnd \( \leq 2 \text{ ma} \)
Current from 2.4V to MEM SEL 3 \( \leq 20 \mu \text{a} \)
Current from MEM SEL 4 to Gnd \( \leq 2 \text{ ma} \)
Current from 2.4V to MEM SEL 4 \( \leq 20 \mu \text{a} \)

7.5.5 Current from READ/WRITE to Gnd \( \leq 2 \text{ ma} \)
Current from 2.4V to READ/WRITE \( \leq 20 \mu \text{a} \)

7.5.6 Current from ADDRESS 2\(^0\) to Gnd \( \leq 2 \text{ ma} \)
Current from 2.4V to ADDRESS 2\(^0\) \( \leq 20 \mu \text{a} \)
Current from ADDRESS 2\(^1\) to Gnd \(\ldots\) \(\leq 2\ \text{mA}\)
Current from 2.4V to ADDRESS 2\(^1\) \(\ldots\) \(\leq 20\ \mu\text{A}\)
Current from ADDRESS 2\(^2\) to Gnd \(\ldots\) \(\leq 2\ \text{mA}\)
Current from 2.4V to ADDRESS 2\(^2\) \(\ldots\) \(\leq 20\ \mu\text{A}\)
Current from ADDRESS 2\(^3\) to Gnd \(\ldots\) \(\leq 2\ \text{mA}\)
Current from 2.4V to ADDRESS 2\(^3\) \(\ldots\) \(\leq 20\ \mu\text{A}\)
Current from ADDRESS 2\(^4\) to Gnd \(\ldots\) \(\leq 2\ \text{mA}\)
Current from 2.4V to ADDRESS 2\(^4\) \(\ldots\) \(\leq 20\ \mu\text{A}\)
Current from ADDRESS $2^5$ to Gnd ________ mA  
Current from 2.4V to ADDRESS $2^5$ ________ μA  

Current from ADDRESS $2^6$ to Gnd ________ mA  
Current from 2.4V to ADDRESS $2^6$ ________ μA  

Current from ADDRESS $2^7$ to Gnd ________ mA  
Current from 2.4V to ADDRESS $2^7$ ________ μA  

Current from ADDRESS $2^8$ to Gnd ________ mA  
Current from 2.4V to ADDRESS $2^8$ ________ μA  

Current from ADDRESS $2^9$ to Gnd ________ mA  
Current from 2.4V to ADDRESS $2^9$ ________ μA  

Current from ADDRESS $2^{10}$ to Gnd ________ mA  
Current from 2.4V to ADDRESS $2^{10}$ ________ μA  

Current from ADDRESS $2^{11}$ to Gnd ________ mA  
Current from 2.4V to ADDRESS $2^{11}$ ________ μA  

Current from DATA IN BIT 0 to Gnd ________ mA  
Current from 2.4V to DATA IN BIT 0 ________ μA  

Limits

≤ 2 mA
≤ 20 μA
S/N ___________________________

Date of Test ____________________
Tested By ________________________

Limits ___________________________

Current from DATA IN BIT 1 to Gnd _________ ma
≤ 2 ma

Current from 2.4V to DATA IN BIT 1 _________ μA
≤ 20 μA

Current from DATA IN BIT 2 to Gnd _________ ma
≤ 2 ma

Current from 2.4V to DATA IN BIT 2 _________ μA
≤ 20 μA

Current from DATA IN BIT 3 to Gnd _________ ma
≤ 2 ma

Current from 2.4V to DATA IN BIT 3 _________ μA
≤ 20 μA

Current from DATA IN BIT 4 to Gnd _________ ma
≤ 2 ma

Current from 2.4V to DATA IN BIT 4 _________ μA
≤ 20 μA

Current from DATA IN BIT 5 to Gnd _________ ma
≤ 2 ma

Current from 2.4V to DATA IN BIT 5 _________ μA
≤ 20 μA

Current from DATA IN BIT 6 to Gnd _________ ma
≤ 2 ma

Current from 2.4V to DATA IN BIT 6 _________ μA
≤ 20 μA

Current from DATA IN BIT 7 to Gnd _________ ma
≤ 2 ma

Current from 2.4V to DATA IN BIT 7 _________ μA
≤ 20 μA

Current from DATA IN BIT 8 to Gnd _________ ma
≤ 2 ma

Current from 2.4V to DATA IN BIT 8 _________ μA
≤ 20 μA

Current from DATA IN BIT 9 to Gnd _________ ma
≤ 2 ma

Current from 2.4V to DATA IN BIT 9 _________ μA
≤ 20 μA

2/5
<table>
<thead>
<tr>
<th>Description</th>
<th>Current (mA)</th>
<th>Current (μA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Current from DATA IN BIT 10 to Gnd</td>
<td></td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 10</td>
<td></td>
<td>≤ 20 μA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 11 to Gnd</td>
<td></td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 11</td>
<td></td>
<td>≤ 20 μA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 12 to Gnd</td>
<td></td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 12</td>
<td></td>
<td>≤ 20 μA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 13 to Gnd</td>
<td></td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 14</td>
<td></td>
<td>≤ 20 μA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 14 to Gnd</td>
<td></td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 15</td>
<td></td>
<td>≤ 20 μA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 15 to Gnd</td>
<td></td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 16</td>
<td></td>
<td>≤ 20 μA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 16 to Gnd</td>
<td></td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 17</td>
<td></td>
<td>≤ 20 μA</td>
</tr>
<tr>
<td>Current from DATA IN BIT 17 to Gnd</td>
<td></td>
<td>≤ 2 ma</td>
</tr>
<tr>
<td>Current from 2.4V to DATA IN BIT 17</td>
<td></td>
<td>≤ 20 μA</td>
</tr>
</tbody>
</table>
7.6  VERIFICATION OF OPEN COLLECTOR ON OUTPUT SIGNALS

7.6.3  READ COMPLETE voltage __________ mv  ≤ 100 mv

7.6.4  DATA OUT BIT 0 voltage __________ mv  ≤ 100 mv
DATA OUT BIT 1 voltage __________ mv  ≤ 100 mv
DATA OUT BIT 2 voltage __________ mv  ≤ 100 mv
DATA OUT BIT 3 voltage __________ mv  ≤ 100 mv
DATA OUT BIT 4 voltage __________ mv  ≤ 100 mv
DATA OUT BIT 5 voltage __________ mv  ≤ 100 mv
DATA OUT BIT 6 voltage __________ mv  ≤ 100 mv
DATA OUT BIT 7 voltage __________ mv  ≤ 100 mv
DATA OUT BIT 8 voltage __________ mv  ≤ 100 mv
DATA OUT BIT 9 voltage __________ mv  ≤ 100 mv
DATA OUT BIT 10 voltage __________ mv  ≤ 100 mv
DATA OUT BIT 11 voltage __________ mv  ≤ 100 mv
DATA OUT BIT 12 voltage __________ mv  ≤ 100 mv
DATA OUT BIT 13 voltage __________ mv  ≤ 100 mv
DATA OUT BIT 14 voltage __________ mv  ≤ 100 mv
DATA OUT BIT 15 voltage __________ mv  ≤ 100 mv
DATA OUT BIT 16 voltage __________ mv  ≤ 100 mv
DATA OUT BIT 17 voltage __________ mv

2/7
S/N ____________________________ Date of Test ____________
Tested By _____________________________

7.7 POWER CONSUMPTION (25°C)

7.7.1 Memory +5V Voltage _________ Volts
Memory -6.1V voltage _________ Volts
+5V Current _________ ma
+5V Power _________ mw

7.7.2 Memory -6.1V Current _________ ma
Memory -6.1V Power _________ mw

7.7.3 Total Memory Idle Power ______ mw
170 mw max

7.7.5 Memory +5V Voltage _________ Volts
Memory -6.1V Voltage _________ Volts
+5V Current _________ ma
+5V Power _________ mw

7.7.6 Memory -6.1V Current _________ ma
Memory -6.1V Power _________ mw

7.7.7 Total Active Power ______ mw
7000 mw max.

7.8 READ COMPLETE TIMING

7.8.5 Delay _________ ns
Duration _________ ns
500 ns max.
250 ns min
450 ns max.
<table>
<thead>
<tr>
<th>DO</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>OK</td>
</tr>
<tr>
<td>1</td>
<td>REJECT</td>
</tr>
<tr>
<td>2</td>
<td>REJECT</td>
</tr>
<tr>
<td>3</td>
<td>REJECT</td>
</tr>
<tr>
<td>4</td>
<td>REJECT</td>
</tr>
<tr>
<td>5</td>
<td>REJECT</td>
</tr>
<tr>
<td>6</td>
<td>REJECT</td>
</tr>
<tr>
<td>7</td>
<td>REJECT</td>
</tr>
<tr>
<td>8</td>
<td>REJECT</td>
</tr>
<tr>
<td>9</td>
<td>REJECT</td>
</tr>
<tr>
<td>10</td>
<td>REJECT</td>
</tr>
<tr>
<td>11</td>
<td>REJECT</td>
</tr>
<tr>
<td>12</td>
<td>REJECT</td>
</tr>
<tr>
<td>13</td>
<td>REJECT</td>
</tr>
<tr>
<td>14</td>
<td>REJECT</td>
</tr>
<tr>
<td>15</td>
<td>REJECT</td>
</tr>
<tr>
<td>16</td>
<td>REJECT</td>
</tr>
<tr>
<td>17</td>
<td>REJECT</td>
</tr>
</tbody>
</table>
7.9 SYSTEM FUNCTIONAL TEST

7.9.2 Did an error occur?
No ____
Yes ____ Address ____ Bits ____ 0 errors

7.9.4 Did an error occur?
No ____
Yes ____ Address ____ Bits ____ 0 errors

7.9.10 Did an error occur?
No ____
Yes ____ Address ____ Bits ____ 0 errors

7.9.16 Did an error occur?
No ____
Yes ____ Address ____ Bits ____ 0 errors

7.10 RANDOM ACCESS CAPABILITY

7.10.6 Did an error occur?
No ____
Yes ____ Address ____ Bits ____ 0 errors

7.10.7 Did an error occur?
a) No ____
Yes ____ Address ____ Bits ____ 0 errors

220
b) No ______  Address ______  Bits ______  0 error
    Yes ______  Address ______  Bits ______

c) No ______  Address ______  Bits ______  0 error
    Yes ______  Address ______  Bits ______

7.11  NON-VOLATILITY TEST

Did an error occur?

7.11.7  No ______  Address ______  Bits ______  0 error
    Yes ______  Address ______  Bits ______

7.12  MEMORY SELECT TEST

7.12.3  Address ______  (Octal)

7.12.4  Address 0001 ______  (Octal)
    0010 ______  (Octal)
    0011 ______  (Octal)
    0100 ______  (Octal)
    0101 ______  (Octal)
    0110 ______  (Octal)
    0111 ______  (Octal)
    1000 ______  (Octal)
    1001 ______  (Octal)
    1010 ______  (Octal)

7.12.5  Address 1011 ______  (Octal)

7.12.6  Address 1100 ______  (Octal)

7.12.7  Address 1101 ______  (Octal)

7.12.8  Address 1110 ______  (Octal)

7.12.9  Address 1111 ______  (Octal)

7.12.10 Address 1010 ______  (Octal)
S/N __________

Address 1011 (Octal) __________
  1100 (Octal) __________
  1101 (Octal) __________
  1110 (Octal) __________

Limits:
  0000

7.12.6 Did an error occur?
  No ______
  Yes ______ Address ______ Bits ______ 0 errors

7.13 WORST CASE PATTERN TEST

7.13.2 Did an error occur?
  No ______
  Yes ______ Address ______ Bits ______ 0 errors

7.13.3 Did an error occur?
  No ______
  Yes ______ Address ______ Bits ______ 0 errors

222
7.13.4  a) Did an error occur?
   No _____
   Yes _____ Address _____ Bit _____  0 errors

b) Did an error occur?
   No _____
   Yes _____ Address _____ Bit _____  0 errors
APPENDIX II

STACK TEST PROCEDURE
**APPLICATION**

<table>
<thead>
<tr>
<th>NEXT ASSEMBLY</th>
<th>USED ON</th>
<th>LTR</th>
<th>DESCRIPTION</th>
<th>DATE</th>
<th>APPROVED</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

ASTERSK INDICATES DATA WHICH IS NONMANDATORY—FOR INFORMATION ONLY.

<table>
<thead>
<tr>
<th>REV</th>
<th>SHEET</th>
<th>REV STATUS</th>
<th>REV OF SHEETS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

FOR ASSOCIATED LISTS SEE

**MOTOROLA INC.**

8201 EAST McDOWELL ROAD
SCOTTSDALE, ARIZONA 8525

UNLESS OTHERWISE SPECIFIED ALL DIMENSIONS ARE IN INCHES AND END USE. FOR TOLERANCES SEE NOTE

<table>
<thead>
<tr>
<th>DR BY</th>
<th>CHK BY</th>
<th>MFG</th>
<th>PRC</th>
</tr>
</thead>
<tbody>
<tr>
<td>R. Bryant</td>
<td></td>
<td>4339</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>MATERIAL:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
</tr>
</tbody>
</table>

**ACCEPTANCE TEST PROCEDURE FOR PLATED WIRE MEMORY STACK 4K x 18**

(1024 WORD LINES, 72 DIGIT LINES)

<table>
<thead>
<tr>
<th>SIZE</th>
<th>CODE IDENT NO.</th>
<th>DWG. NO.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>94990</td>
<td>12-P13729D</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>APPROVED</th>
<th>DATE</th>
</tr>
</thead>
<tbody>
<tr>
<td>H. J. H.</td>
<td>3-2-73</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>APPROVED</th>
<th>DATE</th>
</tr>
</thead>
</table>

**SCALE**

| SHEET 1 OF 13 |
1. SCOPE

1.1 This test procedure specifies the electrical tests to be performed on all 01-P13707D plated wire memory stacks.

2. APPLICABLE DOCUMENTS

2.1 Drawing No. 69-P07708E, Interconnect Drawing
2.2 Drawing No. 69-P13705D, Interconnect Diagram, Memory
2.3 Drawing No. 01-P13707D, Memory Stack Assembly
2.4 Drawing No. 69-P10930D, Diagram of the Word Drive Test Adapter Boxes.
2.5 Drawing N. 99-P07707E, Restore Timing.

3. SPECIAL REQUIREMENTS

3.1 Test cables as shown in Figures 1, 2, & 3.
3.2 Stack & Timing Interface Adapters 69-P10930D.
3.3 Four 52 pin to 64 pin adapters, 84-P04070D001.

4. STACK TESTER/ADAPTER BOX/STACK INTERCONNECT

4.1 The interconnections between the EH8500 Stack Tester, the Word Drive Test Adapter Box and the Word Line Interface Boards are shown in Interconnect Drawing No. 69-P07708E. Switches 1-5 are to be set to 4278, switches 6 & 7 to ON. The Sense & Word Line Interconnections are shown in Figures 4 & 5.
5. TEST CONDITIONS

5.1 SENSE TERMINATION
The sense lines are to be terminated by 100 ohm \((\pm 1\%)\) resistors to ground. The terminating resistors may be mounted at the input to the sense amplifier.

5.2 STACK RESTORE
The Restore Timing is shown in the Restore Timing Drawing No. 99-P07707E. The restore pulse width is adjusted, along with the restore voltage, to recharge the previously selected first and second level word select lines to \(+5V\) at the beginning of the following cycle.

5.3 CURRENT PULSE WAVEFORMS
The current pulse waveforms (as shown in Figure 6) are to be set up initially using a current probe (calibrated to \(\pm 1\%\) @ 40 and 500 ma) to monitor the word and digit currents at the locations shown in Figure 7. The amplitudes of all currents are given in Section 5.4.

5.3.1 The overshoot on any current shall be less than 2% of the specified current amplitude.

5.3.2 The droop on any current shall be less than 2% of the specified current amplitude.

5.3.3 The overlap and steering for the word and digit currents is specified in Figure 6.

5.3.4 All times specified are \(\pm 2\%\), or one nanosecond, whichever is greater.
5.4 CURRENT AMPLITUDES

Current amplitudes are milliamperes, \( \pm 1\% \), as measured at mid-point of the flat top.

5.4.1 Read Current

Read Current = \( I_{WR} = 475 \text{ ma.} \)

5.4.2 Write Currents

Word Current = \( I_{WW} = 475 \text{ ma.} \)

Digit Current \( I_{DW1} \):

\[
\begin{array}{ccc}
+25^\circ C & \pm 5 & 95^\circ C \\
41.0 & 35.0 & 48.0
\end{array}
\]

Digit Current \( I_{DW2} \):

\[
\begin{array}{ccc}
39.0 & 33.0 & 46.0
\end{array}
\]

5.4.3 Disturb Currents

Word Current = \( I_{WD} = 525 \text{ ma.} \)

Digit Current \( I_{DD1} \):

\[
\begin{array}{ccc}
+25^\circ C & \pm 5 & 95^\circ C \\
45.5 & 40.0 & 53.5
\end{array}
\]

Digit Current \( I_{DD2} \):

\[
\begin{array}{ccc}
48.0 & 42.0 & 57.0
\end{array}
\]

5.5 TEMPERATURE TESTING

All electrical tests shall be performed at the three temperatures. The tests shall be run in the following order.

5.5.1 Test all outputs at \( 25 \pm 5^\circ C \). Peak amplitude of output shall be 4.5 millivolts minimum.
5.5.2 Interchange connectors on J12 & J1 of the Word Drive Adapter Box.

5.5.3 Repeat paragraph 5.5.1.

5.5.4 Test all outputs at 95 \(^{\circ}\)C. Peak amplitude of all outputs shall be 4.5 millivolts minimum.

5.5.5 Interchange connectors on J12 & J1 of the Word Drive Adapter Box.

5.5.6 Repeat paragraph 5.5.4.

5.5.7 Test all outputs at -40 \(^{\circ}\)C. Peak amplitude of all outputs shall be 4.5 millivolts minimum.

5.5.8 Interchange connectors on J12 & J1 of the Word Drive Adapter Box.

5.5.9 Repeat paragraph 5.5.7.

5.6 TEST PATTERN
The test pattern shall be as shown in Figure 8.
ALL DIODES ARE 1N 3600

ALL RESISTORS 2.2K OHMS ±5%, 1/4 WATT

INTERFACE BOARD, BD-1

FIGURE 1: STACK TEST CABLE
TO CANNON CONNECTOR J1

FIGURE 2: STACK TEST CABLE
FIGURE 3: STACK TEST CABLE

ALL DIODES ARE 1N3600
ALL RESISTORS 2.2K OHMS
±5%, 1/4 WATTS

INTERFACE
BOARD
BD-3
DIGIT DRIVE TEST FIXTURE INTERCONNECT
PLATED WIRE MEMORY STACK

TO J12 ON THE WORD DRIVE ADAPTER BOX & J5 ON THE WADE TRON.

TO J1 ON THE WORD DRIVE ADAPTER BOX & J5 ON THE WADE TRON.

INTERFACE BOARD BD-3

INTERFACE BOARD BD-2

INTERFACE BOARD BD-1

TO J2 ON THE WORD DRIVE ADAPTER BOX

FIGURE 5 WORD LINE INTERCONNECT

234
FIGURE 6 Current Waveforms

DS = 40 nanoseconds between \( t_W \) 10% & \( t_D \) 90% points.

\( D_r = D_f = 80 \) nanoseconds, 10% to 90%

\( D_w = 220 \) nanoseconds, between 50% points.

\( D_D = 150 \) nanoseconds, between 50% points.

\( W_r = 75 +5 \) nanoseconds, 10% to 90%.

\( W_w = 200 \pm 10 \) nanoseconds, between 50% points.

\( W_D = 60 \) nanoseconds, between 90% points.

\( W_f = 40 \) nanoseconds 10% to 90%
Indicates points at which currents are to be monitored on word and digit inputs and point at which sense output signal is specified.

FIGURE 7

Current Monitoring Points
**ADJACENT BIT DISTURB**

WITH INTERLEAVED READ/WRITE (NDRO)

<table>
<thead>
<tr>
<th>BIT UNDER TEST</th>
<th>HISTORY</th>
<th>WRITE</th>
<th>UV READ</th>
<th>WRITE</th>
<th>READ</th>
<th>WRITE</th>
<th>READ</th>
<th>DV READ</th>
</tr>
</thead>
<tbody>
<tr>
<td>LAB</td>
<td></td>
<td>IWD</td>
<td>IWD</td>
<td>IWW</td>
<td>IWR</td>
<td>IWD</td>
<td>IWD</td>
<td>IWR</td>
</tr>
<tr>
<td>RAB</td>
<td></td>
<td>IWD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DIGIT</td>
<td>IDD1</td>
<td>IDD1</td>
<td>IDD1</td>
<td>IDD2</td>
<td>IDW2</td>
<td>IDD1</td>
<td>IDD2</td>
<td>IDD2</td>
</tr>
</tbody>
</table>

**NO. OF CYCLES**: $10^3$ $1$ $1$ $10^3$ Minimum $1$

**ENTIRE PROGRAM REPEATED WITH OPPOSITE POLARITY DIGIT CURRENTS**

**FIGURE 8: TEST PATTERN**