A STRUCTURED MICROPROGRAM SET
FOR THE SUMC COMPUTER
TO EMULATE THE IBM SYSTEM/360
MODEL 50

by

CESAR R. GIMENEZ

A THESIS

Submitted in partial fulfillment of the requirements
for the degree of Master of Science in Engineering in
The Department of Electrical Engineering
of
The Graduate School
of
The University of Alabama in Huntsville
Huntsville, Alabama

1975
THE UNIVERSITY OF ALABAMA IN HUNTSVILLE
P. O. Box 1247
Huntsville, Alabama 35807

THESIS APPROVAL FORM

Name of Candidate C. R. Gimenez

Major Subject Electrical Engineering

Title of Thesis A Structured Microprogram Set for the SUMC Computer to Emulate the IBM System/360 Model 50

Approved by:

Thesis Committee: Chairman Date

Date Date

Date

Date

Date

Department Chairman Date

Dean of School Date

Dean of Graduate Studies and Research Date
ABSTRACT

The thesis consists of an explanation of the similarities between regular and structured microprogramming; an explanation of machine branching architecture (particularly in the SUMC computer) required for ease of structured microprogram implementation; the implementation of a structured microprogram set in the SUMC to emulate the IBM System/360; and finally a comparison of the structured set with a nonstructured set previously written for the SUMC.
ACKNOWLEDGMENTS

The author wishes to thank Professor Charles A. Halijak; without his kind assistance this thesis would not have been published. The author wishes to acknowledge: Robert Asquith, of MSFC, who designed the SUMC, and Charles A. Williams, who collaborated with the author in the design and checkout of the original SUMC microcode set.

The author is grateful for the financial assistance for his undergraduate and graduate education provided by persons or institutions which follow: Cesar U. and Nora Gimenez (parents), Stetson University, U.S. Office of Education, Diocese of South Florida, Chrysler Corporation, Pratt and Whitney Aircraft, and Sperry Rand.
BIOGRAPHICAL SKETCH

Cesar Raul Gimenez, P.E. was born in [omitted]. In 1960 he moved to Miami, Florida, where he completed his secondary education. He holds a Bachelor in Electrical Engineering from Georgia Tech (1967). He has designed data acquisition, supervisory control, video, and computer systems. He is a registered Professional Engineer in Alabama and Florida.
PATENT NOTICE

The author signed a standard patent agreement with his employer, who, in turn, is contractually obligated to inform the Government of, and surrender patent rights to, all new technology developed under contract. Since this thesis proceeded from work on such a contract, material herein is potentially patentable by the Government.
DEDICATION

To Linda, Michael, and Teri.
## CONTENTS

<table>
<thead>
<tr>
<th>Chapter</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>I</strong> INTRODUCTION</td>
<td></td>
</tr>
<tr>
<td>1.1 Scope</td>
<td>1</td>
</tr>
<tr>
<td>1.2 Background of Thesis</td>
<td>1</td>
</tr>
<tr>
<td>1.3 Objectives</td>
<td>3</td>
</tr>
<tr>
<td><strong>II</strong> MICROPROGRAMMING</td>
<td></td>
</tr>
<tr>
<td>2.1 The Microprogrammable Computer</td>
<td>5</td>
</tr>
<tr>
<td>2.2 Formal Definitions of Regular Microprograms</td>
<td>6</td>
</tr>
<tr>
<td>2.3 Regular Microprogram Meaning</td>
<td>7</td>
</tr>
<tr>
<td>2.4 Practical Aspects of Regular Microprogramming</td>
<td>8</td>
</tr>
<tr>
<td>2.5 Structured Microprogramming</td>
<td>8</td>
</tr>
<tr>
<td><strong>III</strong> STRUCTURED MICROPROGRAMMING BRANCHING ARCHITECTURE</td>
<td></td>
</tr>
<tr>
<td>3.1 Machine Dependence</td>
<td>11</td>
</tr>
<tr>
<td>3.2 Ease of Implementation</td>
<td>11</td>
</tr>
<tr>
<td><strong>IV</strong> SPACE ULTRARELIABLE MODULAR COMPUTER (SUMC)</td>
<td></td>
</tr>
<tr>
<td>4.1 General Description</td>
<td>31</td>
</tr>
<tr>
<td>4.2 System Organization and Data Flow</td>
<td>35</td>
</tr>
<tr>
<td>4.3 Functional Description</td>
<td>37</td>
</tr>
<tr>
<td>4.4 Computer Control</td>
<td>46</td>
</tr>
<tr>
<td>4.5 Timing</td>
<td>49</td>
</tr>
<tr>
<td><strong>V</strong> SUMC BRANCHING ARCHITECTURE</td>
<td></td>
</tr>
<tr>
<td>5.1 Sequence Control Unit</td>
<td>52</td>
</tr>
<tr>
<td>5.2 SUMC Conditional Checks</td>
<td>52</td>
</tr>
<tr>
<td>5.3 SUMC Structured Microprogram Primitives</td>
<td>55</td>
</tr>
<tr>
<td>5.4 Subroutines</td>
<td>66</td>
</tr>
<tr>
<td><strong>VI</strong> SUMC BB MICROCODE IMPLEMENTATION</td>
<td></td>
</tr>
<tr>
<td>6.1 Emulation</td>
<td>70</td>
</tr>
<tr>
<td>6.2 IBM System/360 Instruction Formats</td>
<td>70</td>
</tr>
<tr>
<td>6.3 Structured Microprograms</td>
<td>70</td>
</tr>
</tbody>
</table>
## CONTENTS

(Concluded)

<table>
<thead>
<tr>
<th>Chapter</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>VII COMPARISON</td>
<td></td>
</tr>
<tr>
<td>7.1 Conclusion</td>
<td>136</td>
</tr>
<tr>
<td>7.2 Further Research</td>
<td>137</td>
</tr>
<tr>
<td>REFERENCES</td>
<td>138</td>
</tr>
<tr>
<td>APPENDICES</td>
<td></td>
</tr>
<tr>
<td>A Notation</td>
<td>140</td>
</tr>
<tr>
<td>B Flowchart Conventions</td>
<td>141</td>
</tr>
<tr>
<td>C SPM Mask Registers</td>
<td>147</td>
</tr>
<tr>
<td>D External Interrupts</td>
<td>148</td>
</tr>
</tbody>
</table>
# LIST OF TABLES

<table>
<thead>
<tr>
<th>Table</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.1 Successor Commands for Machine X</td>
<td>12</td>
</tr>
<tr>
<td>3.2 Successor Commands for Machine Y</td>
<td>19</td>
</tr>
<tr>
<td>3.3 Successor Commands for Machine Z</td>
<td>25</td>
</tr>
<tr>
<td>4.1 SUMC Control Memory Word Format</td>
<td>47</td>
</tr>
<tr>
<td>5.1 Successor Commands for SUMC BB</td>
<td>55</td>
</tr>
</tbody>
</table>
LIST OF FIGURES

Figure                                      Page
2.1  Microprogrammed Computer Model............. 6
3.1  Concatenation Microflowchart for Machine X .... 13
3.2  Concatenation Macroflowchart for Machine X .... 14
3.3  Decision Microflowchart for Machine X ......... 15
3.4  Decision Macroflowchart for Machine X ......... 16
3.5  Iteration Microflowchart for Machine X ......... 17
3.6  Iteration Macroflowchart for Machine X ......... 18
3.7  Concatenation Microflowchart for Machine Y .... 19
3.8  Concatenation Macroflowchart for Machine Y .... 20
3.9  Decision Microflowchart for Machine Y ......... 21
3.10 Decision Macroflowchart for Machine Y ......... 22
3.11 Decision Microflowchart for Machine Y ......... 23
3.12 Decision Macroflowchart for Machine Y ......... 24
3.13 Concatenation Microflowchart for Machine Z .... 25
3.14 Concatenation Macroflowchart for Machine Z .... 26
3.15 Decision Microflowchart for Machine Z ......... 27
3.16 Decision Macroflowchart for Machine Z ......... 28
3.17 Iteration Microflowchart for Machine Z ......... 29
3.18 Iteration Macroflowchart for Machine Z ......... 30
4.1  Simplified SUMC Block Diagram ............... 32
4.2  Sample Scratch Pad Memory Map ............... 33
### LIST OF FIGURES
(Continued)

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.3</td>
<td>SUMC BB Block Diagram</td>
<td>36</td>
</tr>
<tr>
<td>4.4</td>
<td>Basic SUMC Timing Signals</td>
<td>50</td>
</tr>
<tr>
<td>5.1</td>
<td>SUMC Concatenation Microflowchart</td>
<td>56</td>
</tr>
<tr>
<td>5.2</td>
<td>SUMC Concatenation Macroflowchart</td>
<td>57</td>
</tr>
<tr>
<td>5.3</td>
<td>SUMC Decision Microflowcharts</td>
<td>58</td>
</tr>
<tr>
<td>5.4</td>
<td>SUMC Decision Macroflowcharts</td>
<td>60</td>
</tr>
<tr>
<td>5.5</td>
<td>SUMC Iteration Microflowcharts</td>
<td>62</td>
</tr>
<tr>
<td>5.6</td>
<td>SUMC Iteration Macroflowcharts</td>
<td>64</td>
</tr>
<tr>
<td>5.7</td>
<td>SUMC N-Iterative Loop</td>
<td>67</td>
</tr>
<tr>
<td>5.8</td>
<td>SUMC N+1-Iterative Loop</td>
<td>68</td>
</tr>
<tr>
<td>5.9</td>
<td>SUMC Do Once Loop</td>
<td>69</td>
</tr>
</tbody>
</table>

#### RR FORMAT INSTRUCTIONS

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>6.1</td>
<td>Add Register (AR) Microprogram</td>
<td>72</td>
</tr>
<tr>
<td>6.2</td>
<td>Add Logical Register (ALR) Microprogram</td>
<td>73</td>
</tr>
<tr>
<td>6.3</td>
<td>And Register (NR) Microprogram</td>
<td>74</td>
</tr>
<tr>
<td>6.4</td>
<td>Compare Register (CR) Microprogram</td>
<td>74</td>
</tr>
<tr>
<td>6.5</td>
<td>Branch and Link Register (BALR) Microprogram</td>
<td>75</td>
</tr>
<tr>
<td>6.6</td>
<td>Branch on Condition Register (BCR) Microprogram</td>
<td>76</td>
</tr>
<tr>
<td>6.7</td>
<td>Branch on Count Register (BCTR) Microprogram</td>
<td>77</td>
</tr>
</tbody>
</table>

#### RX FORMAT INSTRUCTIONS

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>6.8</td>
<td>Add (A) Microprogram</td>
<td>78</td>
</tr>
<tr>
<td>6.9</td>
<td>Add Halfword (AH) Microprograms</td>
<td>79</td>
</tr>
<tr>
<td>6.10</td>
<td>Add Logical (AL) Microprogram</td>
<td>79</td>
</tr>
</tbody>
</table>
### LIST OF FIGURES
(Continued)

<table>
<thead>
<tr>
<th>Figure</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>6.11</td>
<td>80</td>
</tr>
<tr>
<td>6.12</td>
<td>80</td>
</tr>
<tr>
<td>6.13</td>
<td>81</td>
</tr>
<tr>
<td>6.14</td>
<td>82</td>
</tr>
<tr>
<td>6.15</td>
<td>83</td>
</tr>
<tr>
<td>6.16</td>
<td>83</td>
</tr>
<tr>
<td>6.17</td>
<td>84</td>
</tr>
<tr>
<td>6.18</td>
<td>85</td>
</tr>
<tr>
<td>6.19</td>
<td>86</td>
</tr>
<tr>
<td>6.20</td>
<td>87</td>
</tr>
<tr>
<td>6.21</td>
<td>88</td>
</tr>
<tr>
<td>6.22</td>
<td>89</td>
</tr>
<tr>
<td>6.23</td>
<td>90</td>
</tr>
<tr>
<td>6.24</td>
<td>91</td>
</tr>
<tr>
<td>6.25</td>
<td>92</td>
</tr>
<tr>
<td>6.26</td>
<td>93</td>
</tr>
<tr>
<td>6.27</td>
<td>94</td>
</tr>
<tr>
<td>6.28</td>
<td>95</td>
</tr>
<tr>
<td>6.29</td>
<td>96</td>
</tr>
<tr>
<td>6.30</td>
<td>97</td>
</tr>
<tr>
<td>Figure</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>------</td>
</tr>
<tr>
<td>6.31 TRTD Microprogram</td>
<td>98</td>
</tr>
<tr>
<td>6.32 Translate (TR) Microprogram</td>
<td>99</td>
</tr>
<tr>
<td>6.33 TRC Microprogram</td>
<td>100</td>
</tr>
<tr>
<td>6.34 SS Format (SSF) Microprogram</td>
<td>101</td>
</tr>
<tr>
<td>6.35 SS Format (SSFA) Microprogram</td>
<td>102</td>
</tr>
<tr>
<td>6.36 SS Format (SSF+06) Microprogram</td>
<td>103</td>
</tr>
<tr>
<td>6.37 SS Format (SSFB) Microprogram</td>
<td>104</td>
</tr>
<tr>
<td>6.38 SS Format (SSFC) Microprogram</td>
<td>105</td>
</tr>
<tr>
<td>6.39 Fetch (FTCH) Microprogram</td>
<td>106</td>
</tr>
<tr>
<td>6.40 NIO Microprogram</td>
<td>107</td>
</tr>
<tr>
<td>6.41 EXCP Microprogram</td>
<td>108</td>
</tr>
<tr>
<td>6.42 RX Microprogram</td>
<td>109</td>
</tr>
<tr>
<td>6.43 NRX Microprogram</td>
<td>110</td>
</tr>
<tr>
<td>6.44 ABER Microprogram</td>
<td>111</td>
</tr>
<tr>
<td>6.45 WAIT Microprogram</td>
<td>112</td>
</tr>
<tr>
<td>6.46 IO Microprogram</td>
<td>113</td>
</tr>
<tr>
<td>6.47 Load Program Status Word (LPSW) Microprogram</td>
<td>114</td>
</tr>
<tr>
<td>6.48 LPS Microprogram</td>
<td>115</td>
</tr>
<tr>
<td>6.49 LPSA Microprogram</td>
<td>116</td>
</tr>
<tr>
<td>6.50 LPSB, LPSC, LPSD Microprograms</td>
<td>117</td>
</tr>
<tr>
<td>6.51 Overflow (OF) Microprograms</td>
<td>118</td>
</tr>
<tr>
<td>6.52 OFS Microprogram</td>
<td>119</td>
</tr>
<tr>
<td>6.53 OFSA Microprogram</td>
<td>120</td>
</tr>
</tbody>
</table>
# LIST OF FIGURES
(Concluded)

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>6.54</td>
<td>OFSB Microprogram</td>
<td>121</td>
</tr>
<tr>
<td>6.55</td>
<td>Interrupt (INT) Microprogram</td>
<td>122</td>
</tr>
<tr>
<td>6.56</td>
<td>INTEG12 Microprogram</td>
<td>123</td>
</tr>
<tr>
<td>6.57</td>
<td>INTL8 Microprogram</td>
<td>124</td>
</tr>
<tr>
<td>6.58</td>
<td>INTO, INT1, INT2, INT3 Microprograms</td>
<td>125</td>
</tr>
<tr>
<td>6.59</td>
<td>INT23 Microprogram</td>
<td>126</td>
</tr>
<tr>
<td>6.60</td>
<td>INT4, INT5, INT6, INT7, INTF Microprograms</td>
<td>127</td>
</tr>
<tr>
<td>6.61</td>
<td>INT8 Microprogram</td>
<td>128</td>
</tr>
<tr>
<td>6.62</td>
<td>INT9 Microprogram</td>
<td>129</td>
</tr>
<tr>
<td>6.63</td>
<td>INT10 Microprogram</td>
<td>130</td>
</tr>
<tr>
<td>6.64</td>
<td>INT11 Microprogram</td>
<td>131</td>
</tr>
<tr>
<td>6.65</td>
<td>INT12 Microprogram</td>
<td>132</td>
</tr>
<tr>
<td>6.66</td>
<td>INT13 Microprogram</td>
<td>133</td>
</tr>
<tr>
<td>6.67</td>
<td>INT14 Microprogram</td>
<td>134</td>
</tr>
<tr>
<td>6.68</td>
<td>INT15 Microprogram</td>
<td>135</td>
</tr>
</tbody>
</table>
CHAPTER I

INTRODUCTION

1.1 Scope

This thesis assumes the reader is familiar with computer microprogramming. It is intended to be a practical document that bridges the gap between computer architecture and microprogramming. It is written so that it appeals to those interested in computer architecture, computer languages, and microprogramming.

A summary of the similarities between regular and structured microprogramming is given in Chapter II. The mathematical foundations for these are discussed in depth in the works of Dijkstra, Glushkov, Ito, and Mills given in the References. The basic architectural structures needed to implement structured microprograms are explained in Chapter III. The SUMC, a versatile aerospace microprogrammable computer developed by NASA, is introduced in Chapter IV. Then, the basic structured primitives for the SUMC are developed in Chapter V. These are used, throughout Chapter VI, to implement a subset of structured microprograms which emulate the IBM System/360. Finally, the structured microprograms are compared with the corresponding nonstructured microprograms.

1.2 Background of Thesis

The Data System Laboratory, Marshall Space Flight Center (MSFC), Huntsville, Alabama, is engaged in the development of a family of
computers known as Space Ultrareliable Modular Computers (SUMC). The main guideline in the SUMC program is to develop a microprogrammable computer family capable of emulating existing ground commercial computers. As an employee of Sperry Rand, Huntsville, Alabama, supporting Data Systems Lab (under contract No. NAS8-21812), the author was assigned to write the microcode for the SUMC Breadboard (SUMC BB) used in the emulation of an IBM System/360. The original microcode set [20] occupied 1700 memory locations. Delivery delays of a similar microcode memory, to be used in the development of a SUMC input/output processor (IOP), forced MSFC to require the SUMC microcode be rewritten within a 1K (1024) memory module, to free the other SUMC BB memory module for IOP use. The SUMC microcode was rewritten to fit within a 1K memory module. Careful attention was exercised so that not only microcode size requirements were met, but also the resulting microcode instruction set was faster in execution time.

The author has had an interest in regular expressions since 1968. While reading articles on regular microprogramming, he noticed great similarities between regular and structured programming. Structured programming guidelines, have been issued by MSFC to be used in the SUMC software development program. Similar guidelines, however, have not been issued in the area of microprogramming. This thesis explores the use of structured microprogramming in the SUMC Breadboard. This objective was not brought about from a mere desire to illustrate structured microprogramming implementation, but rather to illustrate structured microprogramming implementation under realistic design constraints. Most of the current literature on structured programming
concepts deals with high level language implementation. Since high level languages are, by design, machine independent, the application of structured programming techniques to them is rather straightforward. On the other hand, microprogramming is machine and real time dependent. Thus, the application of structured programming techniques in this area is more difficult. But most important, all design is subject to unpredictable restrictions (such as those caused by the delivery delay discussed above). Thus, the author's approach was to rewrite the microcode used in the SUMC BB emulation of the IBM System/360, with similar constraints. He purposely, preserved the sequence of events within the microprograms whenever possible. In this manner (with the algorithms as a fixed parameter), the two microcode sets could be more easily compared. At the same time, he was insured that the structured microprogram set was a valid one. That is, once this set is assembled into machine language and loaded into memory, it will successfully emulate an IBM System/360 in the problem state.

1.3 Objectives of Thesis

The objectives of this thesis are as follow:

Objective 1. To point out the similarities between regular and structured microprogramming. This objective was fulfilled.

Objective 2. To study the branching architecture required for ease of structured microprogramming implementation. This objective was also fulfilled.

Objective 3. To write a complete structured microcode set for the SUMC BB for the emulation of an IBM System/360.
This objective was partially but adequately fulfilled. Rather than rewriting the complete microcode set, the author selected microprograms subsets which exemplify the implementation techniques and point out the main differences between the sets. By doing this, he eliminated many repetitious sections from the thesis.

Objective 4. To compare the size, speed, and ease of implementation of the structured and nonstructured microprogram sets. This objective was fulfilled.
CHAPTER II

MICROPROGRAMMING

2.1 The Microprogrammable Computer

Consider a simplified computer model consisting of two blocks: an operational and a control automaton shown in Fig. 2.1. The output of the operational automaton is the string of values of the logical conditions (predicates) \( p_1, p_2, \ldots, p_n \). If the current state \( s_j \) of the automaton belongs to \( S \), then the logical condition is taken to be satisfied \( (p_j = 1) \). Otherwise, the condition is not satisfied \( (p_j = 0) \). The output signals (microoperations) of the control automaton \( (m_1, m_2, \ldots, m_n) \) are identified with certain transformations of the set of states of the automaton. That is, \( m_j: S \to S \). Note that the output of the control automaton corresponds to an input string of the operational automaton.

A microprogrammable computer is a structure:

\[
C = \{ S, I, O, M, P \}
\]

of partial functions for which there exist: The set of states, \( S \); the set of input sequences, \( I \); the set of output sequences, \( O \); the set of microprograms, \( M \); and the set of predicates, \( P \). The input function \( I \) is related to \( S \) by a mapping of \( I \) into \( S \). Thus, the input function, \( I: I \to S \). Similarly, for the output function, \( O: S \to O \); for the microprogram set, \( M: S \to S \); and for the predicate set, \( P: S \to (0,1) \).
2.2 Formal Definition of Regular Microprograms

A class of regular microprograms [8] can be defined recursively as follows:

1. Individual microoperations \((e, m_1, m_2, \ldots, m_n)\) are regular microprograms. The NO-OPERATION microoperation is \(e\).

2. If \(x\) and \(y\) are regular microprograms, then regular microprograms are formed by the following rules:
   a. Concatenation
      \[ x \cdot y ; \text{ meaning } x \text{ followed by } y \]
   b. Decision expressions
      \[ < x \lor y > ; \text{ meaning } p \cdot x \lor \overline{p} \cdot y \]
   c. Iteration
      \[ [ x ] ; \text{ meaning while } p \text{ do } x \]

Figure 2.1. Microprogrammed Computer Model
3. Where $p$ is a predicate term as defined below:
   a. Individual predicates ($T$, $F$, $p_1$, $p_2$, ..., $p_n$) are predicate terms.
   b. If $x$ is a regular microprogram and $p$ is a predicate, then $x \cdot p$ is a predicate term.
   c. If $p$ and $q$ are predicate terms, then $p \lor q$, $p \land q$, $\neg p$ are predicate terms.

2.3 Regular Microprogram Meaning

A regular microprogram has meaning only when an interpretation is given. An interpretation for regular microprograms is specified by a computer $C = \{S, I, O, M, P\}$ on which a regular microprogram is represented. For any state $s$ of $S$, regular microprograms will be given to the following meaning:

1. $e(s) = s$
2. $x \cdot y(s) = y(x(s))$
3. $\langle x \lor y \rangle(s) = \text{if } p(s) \text{ then } x(s), \text{ else } y(s)$
4. $[x](s) = \text{while } p(s) \text{ do } x(s)$
5. $T(s) = true; F(s) = false$
6. $x \cdot p(s) = p(x(s))$
7. $(p \lor q)(s) = \text{if } p(s) \text{ then } true, \text{ else } q(s)$
8. $(p \land q)(s) = \text{if } p(s) \text{ then } q(s), \text{ else } true$
9. $(p \rightarrow q)(s) = \text{if } p(s) \text{ then } q(s), \text{ else } false$
10. $(\neg p)(s) = \text{if } p(s) \text{ then } false, \text{ else } true$
11. $p(s) \cdot q(s) = q(s) \cdot p(s) = p(q(s)) = q(p(s))$
2.4 Practical Aspects of Regular Microprogramming

But why should one be concerned with regular microprograms? As it is clearly shown in the works of Glushkov [3, 4]: "Any microprogram can be represented in regular form. There exists an algorithm for transformation of arbitrary microprograms written in ordinary form into regular form". Ito [8] has shown that any microprogram can be written in an ordinary flowchart or an automaton diagram, and that this flowchart or automaton diagram can be represented by a linear system of equations of regular microprograms. Furthermore, any linear system of equations of regular microprograms can be solved and its solutions are in the class of regular microprograms.

2.5 Structured Microprogramming

Structured programming is currently receiving a great deal of attention. The theorems providing the mathematical foundations of structured programming given by Mills [14] are: The structure Theorem ("Any flowchartable program logic can be represented by the expansions of as few as three types of structures"), the TOP-DOWN Corollary ("structured programs can be written or read top-down"), the Correctness Theorem (under certain conditions, "a program can be proved correct by a tour of its program tree"), and the Expansion Theorem which gives the rules for top-down decomposition. The three types of control structures which are usually used as a basis for the control structures of flowchartable programs are:

1. $f$ then $g$

* * * * * * * * * * * * *
* f * -> * g *
* * * * * * * * * * * *
2. If $p$ then $f$, else $g$

Structured microprogramming is defined as the implementation of microprograms utilizing only concatenation, decision expressions, and iteration primitives.

It is obvious that the three structured microprogramming primitives correspond to the expressions given under Rule 2 in the formal definition of regular microprograms. Note that $f$ corresponds to $x$, and $g$ corresponds to $y$.

2a. Concatenation

$$x \cdot y \quad \Rightarrow \quad f \text{ then } g$$
2b. Decision expressions

\[ < x \quad v \quad y > \quad \frac{p}{\Rightarrow} \quad \text{If } p \text{ then } f, \text{ else } g \]

2c. Iteration

\[ \{ x \} \quad \frac{p}{\Rightarrow} \quad \text{While } p, \text{ do } x \]

When implementing structured microprogramming (or programming in general) it is common practice to implement the iteration primitive \( \{ x \} \) (while not \( p \) do \( x \) ), instead of \( \{ x \} \). This is done because it is easy to load some iteration counter with a positive value (\( 1 < v < N \)) prior to entering the iteration. The iteration count is decremented by a fixed number (usually 1) with each pass through the iterative loop, until the iteration count is made zero (or sometimes negative) prior to exiting the primitive. Refer to Section 5.3. Note that either \( \{ x \} \) or \( \{ x \} \) can be used as a primitive without losing the validity of the conclusions previously made. The iteration primitive when implemented is always finite. That is, a finite number of passes are made prior to exiting the iteration.
CHAPTER III

STRUCTURED MICROPROGRAMMING BRANCHING ARCHITECTURE

3.1 Machine Dependence

Microprogramming is machine dependent. Thus, the ease with which one can implement structured microprograms in a given microprogrammable computer is closely governed by the machines' branching architecture. Implementation of the aforementioned control primitives is significantly more difficult at the macro level because specific return addresses must be saved within the macros.

3.2 Ease of Implementation

The relationship between branching architecture and ease of structured microprogramming implementation is best shown by example. In the following pages three machines (X, Y, and Z) will be discussed. A table summarizes the machine commands used in microinstruction sequencing. Each control primitive is implemented for each machine both at the micro and macro level. For each primitive, a microprogram and a macroprogram are given. The programs are further illustrated by the corresponding micro and macro flowcharts. The following abbreviations are used for the sequencer and alternate sequencer registers: SEQ and ASEQ respectively. Two other utility registers LITERAL (LIT) and TEMPORARY (T) are used.
TABLE 3.1

Successor Commands for Machine X

<table>
<thead>
<tr>
<th>COMMAND</th>
<th>NEST INSTRUCTION ADDRESS</th>
<th>RETURN ADDRESS</th>
</tr>
</thead>
<tbody>
<tr>
<td>STEP</td>
<td>(SEQ) + 1</td>
<td>--------------</td>
</tr>
<tr>
<td>SKIP</td>
<td>(SEQ) + 2</td>
<td>--------------</td>
</tr>
<tr>
<td>SAVE</td>
<td>(SEQ) + 1</td>
<td>(SEQ) → (ASEQ)</td>
</tr>
<tr>
<td>CALL</td>
<td>(ASEQ) + 1</td>
<td>(SEQ) → (ASEQ)</td>
</tr>
<tr>
<td>JUMP</td>
<td>(ASEQ) + 1</td>
<td>--------------</td>
</tr>
<tr>
<td>RETN</td>
<td>(ASEQ) + 2</td>
<td>--------------</td>
</tr>
<tr>
<td>WAIT</td>
<td>(SEQ)</td>
<td>--------------</td>
</tr>
</tbody>
</table>

The successor commands for Machine X [16], are given in Table 3.1. The default successor command is STEP. The machine has two pointers into control memory, SEQ and ASEQ. It has subroutine capabilities provided by the CALL and RETN commands. Both true and false successors can be specified in each instruction. Figures 3.1 through 3.6 further illustrate the implementation of structured primitives given in the text for Machine X.

At the micro level, the structured microprogram primitives can be easily implemented. However, implementation of these primitives at the macro level is more difficult because specific return addresses must be inserted within the macros.

Primitive:  

Microprogram  

f, STEP  
g
Figure 3.1. Concatenation Microflowchart for Machine X

Primitive: \( f \) then \( g \)

Macroprogram
\[
\begin{align*}
&f_1, \text{STEP} \\
&f_2, \text{STEP} \\
&\vdots \\
&\vdots \\
&f_n, \text{STEP} \\
&G_1 - 1 =: \text{ASEQ} \\
&\text{JUMP} \\
\end{align*}
\]

\( G_1 : \)
\( g \)
Figure 3.2 Concatenation Macroflowchart for Machine X

Primitive: If p then f, else g

Microprogram
If p then SKIP, else STEP

G: g, SKIP
F: f, STEP
**Figure 3.3. Decision Microflowchart for Machine X**

**Primitive:** If p then f, else g

**Macroprogram**

\[ F_1 - 1 =: \text{ASEQ} \]

If p then CALL, else STEP

\[ G_1 - 1 =: \text{ASEQ} \]

If \((\neg p)\) then CALL, else STEP

**F:**

\[
\begin{align*}
&f : f_1 \\
&f : f_2 \\
&\vdots \\
&f : f_{n-1} \\
&f : f_n, \text{ RETN}
\end{align*}
\]

**G:**

\[
\begin{align*}
&g : g_1 \\
&g : g_2 \\
&\vdots \\
&g : g_m, \text{ JUMP}
\end{align*}
\]
Figure 3.4. Decision Macroflowchart for Machine X
Primitive: While $\overline{p}$, do $f$

Microprogram

ROM - 1 =: ASEQ

ROM: If (not $p$) then STEP, else SKIP

$f$, JUMP

g

---

Figure 3.5. Iteration Microflowchart for Machine X
Primitive: While \( \bar{p} \), do \( f \)

Macroprogram

\[
\begin{align*}
\text{ROM:} & \quad F_1 - 1 =: \text{ASEQ} \\
\text{G:} & \quad g \\
\text{F:} & \quad f_1 \\
& \quad f_2 \\
& \quad \ldots \\
& \quad f_{n-1} \\
\text{ROM - 2} & \quad =: \text{ASEQ} \\
& \quad f_n, \text{JUMP}
\end{align*}
\]

\* \* \* \* \* \* \* \* \\
ENTRY \\
\* \* \* \* \* \\

\* \* \* \* \* \* \* \* \\
STEP YES * * NO JUMP \\
* * * * * * * * * \\
* g * \\
* * * * \\
G = \text{ROM} + 1 \\
* F_1 * \\
* * * * * * * * * \\
* f_1 * \\
* * * * * * * * * \\
* f_n * \\
* * * * * * * * * \\
* f_{n-1} * \\
* * * * * * * * * \\
* \text{ROM - 2} + \text{ASEQ} * \\
* \* \* \* \* \* \* \* \* \\
* F_n * \\
* * \* \* \* \* \* \* \\
* JUMP * \\
* \* \* \* \* \* \\

Figure 3.6. Iteration Macroflowchart for Machine X
TABLE 3.2
Successor Commands for Machine Y

<table>
<thead>
<tr>
<th>COMMAND</th>
<th>NEXT INSTRUCTION ADDRESS</th>
<th>RETURN ADDRESS</th>
</tr>
</thead>
<tbody>
<tr>
<td>STEP</td>
<td>(SEQ) +1</td>
<td>---------------</td>
</tr>
<tr>
<td>SKIP</td>
<td>(SEQ) +2</td>
<td>---------------</td>
</tr>
<tr>
<td>SAVE</td>
<td>(SEQ) +1</td>
<td>(SEQ) +1 + (ASEQ)</td>
</tr>
<tr>
<td>CALL</td>
<td>(LIT)</td>
<td>(SEQ) +1 + (ASEQ)</td>
</tr>
<tr>
<td>JA</td>
<td>(ASEQ)</td>
<td>---------------</td>
</tr>
<tr>
<td>JL</td>
<td>(LIT)</td>
<td>---------------</td>
</tr>
<tr>
<td>JT</td>
<td>(T)</td>
<td>---------------</td>
</tr>
</tbody>
</table>

The successor commands for Machine Y [17] are given in Table 3.2. The machine has four pointers into control memory: SEQ, ASEQ, LIT, and T. The STEP, SKIP, SAVE, and CALL commands are similar to those of Machine X. Only one successor can be specified in each microinstruction. The default successor is always STEP. Machine Y has three JUMP commands. At the macro level, the existence of multiple JUMP commands simplifies returns from the function f and facilitates modular decomposition of the microcode. However, specific return addresses must still be inserted within the macros.

Primitive: f then g

Microprogram

```
f, STEP
```

```
* * * * *
- ENTRY -
* * * * *

* * * * *
* f *
* * * * *

*STEP *
* * * * *
* g *
* * * * *
```

Figure 3.7. Concatenation Microflowchart for Machine Y
Primitive: \( f \text{ then } g \)

Macroprogram

\[
\begin{align*}
&f_1, \text{ STEP} \\
&\vdots \\
&f_n, \text{ STEP} \\
&G_1 := \text{ ASEQ, JA} \end{align*}
\]

\[
G_1: \quad g
\]

Figure 3.8. Concatenation Macroflowchart for Machine Y
Primitiv: If p then f, else g

Microprogram
If p then SKIP, else STEP
g, SKIP
f, STEP

* ENTRY *

* STEP NO * * YES SKIP *

* 1 *

* 2 *

* SKIP STEP *

Figure 3.9. Decision Microflowchart for Machine Y

Primitiv: If p then f, else g

Macroprogram

F₁ =: LITERAL
If p then CALL, else STEP
G₁ =: LITERAL
If (not p) then CALL, else STEP

F:
f: f₁
   ...
   fₙ₋₁
   Fₙ, JA

G:
g: g₁
   ...
   gₘ, JA
Figure 3.10. Decision Macroflowchart for Machine Y
Figure 3.11. Iteration Microflowchart for Machine Y
Figure 3.12. Iteration Macroflowchart for Machine Y

The successor commands for Machine Z are given to Table 3.3. At the micro level, the implementation of structured primitives is identical to that of Machine Y. However, at the macro level, the implementation of the decision primitive is considerably easier since this successor set allows for multiple return addresses to be specified.
outside of the macro instruction blocks. Thus, substantial improvements in microprogramming efficiency and a reduction in control memory size are possible with Machine Z.

Microprogrammable machines are not easy to program structuredly unless the branching architecture capabilities provide for easy implementation of the structured primitives. In particular, a successor set consisting of STEP, SKIP, SAVE, two CALL, and two JUMP commands, should be sufficient to implement structured microprograms with ease.

**TABLE 3.3**

Successor Commands for Machine Z

<table>
<thead>
<tr>
<th>COMMAND</th>
<th>NEXT INSTRUCTION ADDRESS</th>
<th>RETURN ADDRESS</th>
</tr>
</thead>
<tbody>
<tr>
<td>STEP</td>
<td>(SEQ)+1</td>
<td></td>
</tr>
<tr>
<td>SKIP</td>
<td>(SEQ)+2</td>
<td></td>
</tr>
<tr>
<td>SAVE</td>
<td>(SEQ)+1</td>
<td>(SEQ)+1 → (ASEQ)</td>
</tr>
<tr>
<td>CALLA</td>
<td>(ASEQ)</td>
<td>(SEQ)+1 → (ASEQ)</td>
</tr>
<tr>
<td>CALL</td>
<td>(LIT)</td>
<td>(SEQ)+1 → (ASEQ)</td>
</tr>
<tr>
<td>JA</td>
<td>(ASEQ)</td>
<td></td>
</tr>
<tr>
<td>JL</td>
<td>(LIT)</td>
<td></td>
</tr>
</tbody>
</table>

Primitive: f then g

Microprogram

```
f, STEP
```

```
g
```
Primitive: \( f \) then \( g \)

Macroprogram

\( F_1 : \)

\[ f_1, \text{STEP} \]
\[ \vdots \]
\[ f_n, \text{STEP} \]

\( G_1 := \text{ASEQ, JA} \)

\( G_1 : \)

\[ g \]

---

Figure 3.14. Concatenation Macroflowchart for Machine Z
Primitive: If p then f, else g

Microprogram
If p then SKIP, else STEP
G: g, SKIP
F: f, STEP

Figure 3.15. Decision Microflowchart for Machine Z

Macroprogram
F₁ =: ASEQ
G₁ =: LIT
If p then CALLA, else CALL
F₁: f₁
... fₙ, JA
G₁: g₁
... gₘ, JA
Figure 3.16. Decision Macroflowchart for Machine Z
Figure 3.17. Iteration Microflowchart for Machine Z
Figure 3.18. Iteration Macroflowchart for Machine Z
CHAPTER IV
SPACE ULTRARELIABLE MODULAR COMPUTER (SUMC)

4.1 General Description

The simplified SUMC block diagram shown in Fig. 4.1 depicts SUMC's logical construction. Six major logic blocks are shown and are briefly described herein to provide the reader a better understanding of SUMC's microprogrammed control. These logic blocks are the Main Memory Unit, the Scratch Pad Memory, the Arithmetic Logic Unit, the Multiplexer Register Unit, the Floating Point Unit, and the Control Unit.

The Main Memory Unit (MMU) is a 32 bit plated wire memory which is used to store program instructions and data. The memory addressing scheme allows access of up to 4 billion words.

Scratch Pad Memory (SPM) consists of sixty-four 32 bit registers. Factors which determine SPM use and allocation are:

1. Instruction format and repertoire.
2. Memory addressing scheme.
3. I/O and interrupt processing scheme.

Scratch Pad Memory register assignments for the 32 bit floating point SUMC Breadboard are shown in Fig. 4.2.

The Arithmetic Logic Unit (ALU) consists of three multiplexers and two parallel arithmetic units. Multiplexers are used to select the data source(s) for the two arithmetic units which perform the required logical or arithmetic operation.
Figure 4.1. Simplified SUMC Block Diagram
<table>
<thead>
<tr>
<th>Address</th>
<th>Bits</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-31</td>
<td></td>
<td>GENERAL REGISTERS</td>
</tr>
<tr>
<td>32-63</td>
<td></td>
<td>TEMPORARY STORAGE REGISTERS (TO-T9)</td>
</tr>
<tr>
<td>64-95</td>
<td></td>
<td>NOT USED</td>
</tr>
<tr>
<td>96-127</td>
<td></td>
<td>MASKS ((K_0 - K_F))</td>
</tr>
<tr>
<td>128-159</td>
<td></td>
<td>NOT USED</td>
</tr>
<tr>
<td>160-191</td>
<td></td>
<td>NOT USED</td>
</tr>
</tbody>
</table>

Figure 4.2. Sample Scratch Pad Memory Map
The Multiplexer Register Unit (MRU) consists of three multiplexers and three registers. The MRU is used to transfer data from the ALU to the Main and Scratch Pad Memory units, and to retain the results of intermediate microinstructions during microprogram execution.

The Floating Point Unit (FPU) consists of a 32 bit multiplexer, an 8 bit Exponent Arithmetic Logic Unit (EALU), and an 8 bit Exponent Register (ER). The FPU is used for computing the characteristic, and for normalization, of floating point numbers.

The Control Unit (CU) decodes the program instruction and provides the ALU, SPM, MRU, FPU and MMU control required to execute the instruction. The major units within the CU and their function are:

1. Instruction Register (IR)

   The IR is a 32 bit register which contains the computer instruction currently being executed. The contents of the 8 bit operation code field is used to address the IAROM.

2. Instruction Address Read Only Memory (IAROM)

   The IAROM is a 256 word 24 bit read only memory which contains the starting addresses of the computer instruction microprogram stored in the MRROM, and additional instruction format control bits. The 8 bit operation code of each computer instruction specifies the IAROM location which contains the MRROM starting address for the microprogram that must be executed to perform the computer instruction. The 10 least significant bits of the addressed IAROM location are gated to the Sequence Control Unit (SCU) for MRROM addressing.
3. Sequence Control Unit (SCU)

The SCU functions as an address register for the Microprogram Read Only Memory (MROM). The value contained in the SCU specifies an MROM location (microinstruction) to be broadcast for SUMC control. SCU values are modified during microinstruction execution to provide microprogram sequencing.

4. Microprogram Read Only Memory (MROM)

The MROM is a 1024 word 72 bit memory which contains the prestored sequences of microinstructions (microprograms) required to fetch and execute program instructions, initiate and control input/output operations, and respond to external interrupts. A microprogram is executed by broadcasting the contents of one or more MROM locations to the ALU, MRU, FPU, SPM, MMU, and CU.

5. Iteration Counter (IC)

The IC is used to control microinstruction sequencing. The contents of the IC may be interrogated and/or modified under microinstruction control. Microprogram transfer or microinstruction reiteration may be affected depending on the value contained by the IC at the time of interrogation.

4.2 System Organization and Data Flow

A more detailed SUMC block diagram is depicted in Fig. 4.3. The system is structured and interconnected to provide a versatile and orderly flow of data between the arithmetic section and memory.
data path for information transferred between main memory and peripheral
devices (I/O) is through the Arithmetic and the Multiplexer Register
Units.

The hardware is organized into six functional sections Main
Memory Unit (MMU), Scratch Pad Memory (SPM), Arithmetic Logic Unit (ALU),
Multiplexer Register Unit (MRU), Floating Point Unit (FPU), and the
Control Unit (CU).

4.3 Functional Description

Main Memory Unit (MMU)

The main memory addressing scheme provides both base and index
addressing capability. Details of how instructions are read from
main memory and executed are described later.

Scratch Pad Memory (SPM)

The SPM consists of sixty-four 32 bit semiconductor registers.
The memory is divided into four groups of 16 registers each. Each
group provides nondestructive read storage for 8 general purpose
registers, 4 floating point registers, a program counter for instruc-
tion address storage, and other utility functions such as program and
machine status, interrupt return, and temporary storage.

The two high order bits of SPM address (register group select)
is provided by the interrupt source. The four low order address bits
(register select) are provided by the instruction being executed or by
the microcode.

Memory addressing and read/write operations are under micro-
program control. This control also provides for partial read/write
operations which allows floating point fractions to be accessed and
operated upon independent of their characteristics.
Arithmetic Logic Unit (ALU)

The arithmetic section of the CPU consists of two 36 bit adder units and three 36 bit multiplexers.

Normal operations consist of performing arithmetic or logical operations on one, two, or three 32 bit operands selected by the input multiplexers. Operand selection and the operations to be performed by the arithmetic section are specified by the microcode stored in MROM. Multiplexer outputs are zero when no operand selection is specified.

Four extender bits (least significant bit positions) provide the capability for operating on 36 bit operands. These positions are used during special arithmetic operations for multiply, divide and square root algorithms, and when performing a long shift of the 64 bit word contained in the multiplexer register section PRR and MAR registers.

MPXA1 is a two input 36 bit multiplexer which selects the data for input A for the first adder unit (AD1). Only one of the two inputs is used in this configuration. This input consists of the 32 bit Floating Point Multiplexer (FPM) output and the four most significant bits (sign and positions 1 through 3) of the multiplexer register section MAR register.

MPXB1 is a three input 36 bit multiplexer which selects the data for input B of adder unit AD1. The three inputs consist of two 32 bit words and two partial word inputs. They are:

1. I/O is a 32 bit source input from external input/output hardware.
2. SPM is a 32 bit source input from scratch pad memory.

Multiplexer control and internal connections allow
selection of full word or half word scratch pad memory. Half SPM is obtained by gating the SPM input shifted right one bit position with a sign fill in the vacated high order bit position.

3. MROM is a 10 bit source input (transfer field) from the microprogrammed read only memory. The inputs are connected to bit positions 22 through 31 of MPXB1.

4. Status inputs are various machine and program status bits connected to the MPXB1 positions not used by the MROM input. Selection of status information is independent of MROM selection.

MPXB2 is a three input 36 bit multiplexer which selects the data for input B of the second adder unit (AD2). The output of AD1 provides the information for input A of AD2. The three inputs to MPXB2 are:

1. SPM is a 32 bit data source from scratch pad memory. Input connections are made such that 1/4 or 1/8 scratch pad memory words may be selected. This is accomplished by gating the SPM input shifted right two and three bit positions respectively with a sign fill in the vacated high order positions. The least significant bits are shifted into the extended bit positions of the MPXB2 output.

2. MM is a 32 bit source input from main memory. Multiplexer control is implemented to allow either full or partial word selection. Positions 8 through 31 can be selected
for floating point fraction operations. Positions 20 through 31, the instruction displacement field, can also be selected for computing main memory address.

3. EALU is an 8 bit input from the exponent arithmetic logic unit. EALU inputs are connected to the most significant 8 positions of MPXB2. This input provides a data path for logically combining floating point characteristics and fractions in the arithmetic section.

Multiplexer Register Unit (MRU)

The multiplexer register section consists of three 32 bit multiplexer register pairs.

These multiplexer register pairs control the flow of data between the arithmetic section output and the main and scratch pad memory. They also provide temporary storage for intermediate operands obtained during a series of arithmetic or logical operations.

The multiplexer register pairs are shown in Fig. 4.3 and are identified as follows:

1. Product Remainder Multiplexer/Register (PRM/PRR);
2. Memory Address Multiplexer/Register (MAM/MAR);
3. Multiply Quotient Multiplexer/Register (MQM/MQR).

Product Remainder Multiplexer (PRM) is a four input 32 bit gating network which also has shifting capability. The arithmetic section output is connected to the four PRM inputs in a manner that allows the input to be shifted either right or left, or gated directly to the PRM output.
Depending on the microcode used, the input may be:

1. Gated direct to PRM output.

2. Shifted right 1 or 4 positions at the PRM output.
   The vacated high order bits are either replaced with the arithmetic sign or with zero depending on the specific microcode used. This corresponds to an arithmetic or logical right shift respectively.

3. Shifted left 1, 2, or 4 positions at the PRM output.
   The vacated low order bits are either replaced with the output of the four extended bit positions or with zero depending on the specific microcode used. This corresponds to a long or short left shift respectively.

As shown in Fig. 4.3, the PRM output is connected to the PRR and MQM input and is also available externally. Information is entered into the PRR only when specified by the microcode.

Memory Address Multiplexer (MAM) is a four input 32 bit gating network with shifting capabilities similar to that of the PRM. The output is entered into the MAR only when specified by the microcode.

Two data sources, the ALU and the MAR outputs, are connected to the four MAM inputs. Depending on the microcode used, the MAM output is:

1. The arithmetic section output (positions sign through 31).

2. The four extended positions of the arithmetic section output and the contents of MAR positions 4 through 31.
3. Same as for 2 right shifted 1 or 4 positions.
   The vacated high order positions are either replaced
   with the least significant bits of the arithmetic section
   output (positions 28 through 31) or zero depending on
   the specific microcode used. This corresponds to a long
   or short right shift in the MAM.

4. Same as for 2 left shifted 1, 2 or 4 positions.
   The vacated low order bits are replaced with zero.

Multiply Quotient Multiplexer (MQM) in a two input 32 bit gating
network that has shifting capabilities similar to that of the PRM and
MAM.

Inputs are provided by the PRM and MQR outputs. Depending on the
microcode used the MQM output is:

1. The PRM output.
2. The MQR output right shifted four positions. The sign
   bit replaces the vacated high order positions.
3. The MQR output left shifted 1 or 2 positions. The
   vacated low order positions are replaced with zero.

Floating Point Unit (FPU)

The floating point section contains logic for computing exponents
and for normalizing floating point fractions. These operations are
performed by three functional units interconnected as shown in Fig. 4.3.
These units are: Exponent Arithmetic Logic Unit (EALU), Exponent
Register (ER), and Floating Point Multiplexer (FPM).

Exponent Arithmetic Logic Unit (EALU)

Arithmetic operations are performed on data selected by three
multiplexers whose outputs are connected to two adder units. Data
selection and arithmetic operations are specified by control memory microcode.

Exponent fields from both the scratch pad and main memory outputs are connected to the EALU input. Also connected to the input are the exponent register output and the derived exponent (DEX) from the floating point multiplexer. The derived exponent specifies the number of hexadecimal digits the floating point multiplexer input must be shifted (right or left) to produce a normalized fraction. Exponent arithmetic logic unit outputs are connected to the ER and to MPXB2 of the arithmetic section as shown in Fig. 4.3.

Exponent Register (ER)

The Exponent Register provides temporary storage for results of arithmetic operations performed by the EALU. Exponent register outputs are connected to the EALU input, and to the floating point multiplexer for controlling fraction normalization.

Floating Point Multiplexer (FPM)

The Floating Point Multiplexer, provides logic for normalizing floating point fractions. Normalization of long (64 bit) or short (32 bit) operands can be performed depending on the specific microcode used.

Outputs from the multiplexer register section PRR and MAR registers provide a 64 bit input to the FPM. These two registers provide temporary storage for the most and least significant words, respectively, of the fraction to be normalized. Floating point multiplexer logic generates a 5 bit derived exponent (DEX) which specifies the number of hexadecimal digits the contents of PRR and MAR must be shifted to
obtain a normalized fraction. The DEX value is transferred to the ER (via the EALU) when specified by control memory microcode.

The exponent register contents provides control for the FPM normalizing logic. This logic, when enabled by the microcode, shifts the 64 bit input the number of positions specified by the value contained in the ER. The FPM output is a 32 bit word connected to input multiplexer MPXA1 of the arithmetic section (refer to Fig. 4.3). This output consists of either the least or most significant half of the normalized input, depending on the specific microcode used.

When not enabled, the FPM normalizing logic gates the specified portion of the 64 bit input to the output without normalizing. This provides a data path between the PRR or MAR output and the arithmetic section during fixed point arithmetic or logical operations.

Control Unit (CU)

The control unit contains six functional units that control SUMC operation and data flow. These units are: Instruction Register (IR), Instruction Address Read Only Memory (IAROM), Sequence Counter (SC), Iteration Counter (IC), Microprogram Read Only Memory (MROM), and Control Logic and Timing (CLT).

Instruction Register (IR)

The IR is a 32 bit register. Each computer instruction to be executed is first gated to the IR for temporary storage. The instruction operation code (8 bits) identifies the IAROM location containing the instruction microprogram starting address.
Instruction Address Read Only Memory (IAROM)

The IAROM is a 256 word 16 bit memory constructed from read only memory storage elements. Each IAROM word is associated with a specific computer instruction operation code, thus allowing an instruction repertoire of up to 256 instructions.

The 10 least significant bits of each IAROM word specify the starting address for the microprogram that must be executed to perform instruction operations. This information is gated into the sequence counter for control memory addressing. The remaining six bits identify instruction characteristics that allow functions to be implemented in hardware which simplify firmware design. These characteristics are: data addressing boundaries, register specification limitations, and a memory operand flag which indicates an operand from main memory is required for instruction execution.

Sequence Control Unit (SCU)

The Sequencer register is a 10 bit register. It functions as an address register for the Microprogram Read Only Memory (MROM). Sequencer register contents are modified under microinstruction control to provide microprogram sequencing. Modification is conditional or unconditional depending on the specific microcode used.

The value contained in the sequencer register can be incremented by 1, or initialized from either of three sources. These sources are: Arithmetic Logic Unit (ALU); Instruction Address Read Only Memory (IAROM); and the Microprogram Read Only Memory (MROM). Both external and internal status lines are monitored by sequence counter control logic to provide microprogram sequence control. External status lines
are: interrupt request, input request, and output request. Internal status lines are: overflow, arithmetic section output sign, EALU sign, and iteration counter status.

Iteration Counter (IC)

The Iteration Counter is a 6 bit counter. It is used to implement microprogram loops for instructions requiring repeated operations such as shift, divide, multiply, and square root. Depending on the specific microcode used, the IC value can be decremented in either 1 or 4 bit steps. It can also be initialized from either of three sources: the PRM, the PRR, or the MROM.

Microprogram Read Only Memory (MROM)

The MROM is a 1024 word 72 bit memory. This memory contains the prestored control words (microinstructions) required to fetch and execute program instructions, initiate and control I/O operations, and respond to external requests.

Each 72 bit control word is divided into fields where the control bits in each field specify the operations to be performed by the associated SUMC sections. Table 4.1 shows the control word format.

4.4 Computer Control

The computer can be operated in either of two modes (normal or manual) that can be selected from the computer operators panel.

In the normal mode of operation all I/O requests, input data, and computer control signals are generated by external sources. In the manual mode of operation, all external inputs are disabled and replaced by similar functions which can be generated manually from the computer.
### TABLE 4.1

SUMC Control Memory Word Format

<table>
<thead>
<tr>
<th>BIT</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-10</td>
<td>ROM Transfer Address</td>
</tr>
<tr>
<td>11-12</td>
<td>Condition Selection</td>
</tr>
<tr>
<td>13-16</td>
<td>Sequencer and Iteration Control</td>
</tr>
<tr>
<td>17-18,59</td>
<td>FPM Control</td>
</tr>
<tr>
<td>19-24</td>
<td>EALU Control</td>
</tr>
<tr>
<td>25-26</td>
<td>Main Memory Control</td>
</tr>
<tr>
<td>27-30</td>
<td>Load Register</td>
</tr>
<tr>
<td>31-32</td>
<td>MQM Control</td>
</tr>
<tr>
<td>34-36</td>
<td>MAM Control</td>
</tr>
<tr>
<td>38-41</td>
<td>PRM Control</td>
</tr>
<tr>
<td>43-44</td>
<td>ALU Control</td>
</tr>
<tr>
<td>45-47</td>
<td>Adder 2 Control</td>
</tr>
<tr>
<td>48-50</td>
<td>Adder 1 Control</td>
</tr>
<tr>
<td>51-55</td>
<td>MPXB2 Control</td>
</tr>
<tr>
<td>56-58,60</td>
<td>MPXB1 Control</td>
</tr>
<tr>
<td>61</td>
<td>MPAX1 Control</td>
</tr>
<tr>
<td>62-63</td>
<td>SPM Access</td>
</tr>
<tr>
<td>64</td>
<td>SPM Read/Write</td>
</tr>
<tr>
<td>65-66</td>
<td>SPM Address Modifier</td>
</tr>
<tr>
<td>67-72</td>
<td>SPM Address</td>
</tr>
<tr>
<td>37,42,58,60</td>
<td>Special Control</td>
</tr>
</tbody>
</table>
operators panel. The manual operating mode provides for manual loading or modification of programs and for microprogram verification.

The following is a brief description of the signals which control the computer and I/O operations:

1. Computer stop - Computer stop disables the timing logic during fetch of the instruction following the computer stop request. No SUMC operations are performed until the computer stop request is removed.

2. Computer start - Computer start removes the computer stop request and enables the timing logic.

3. Program halt - Program halt disables the IAROM output (IAROM output is forced to a fixed MROM address) causing transfer to the program halt microprogram. This microprogram decrements the program counter contents (instruction address) and returns to the fetch microprogram. All I/O requests are processed in the program halt condition. Normal instruction execution continues when the program halt condition is removed.

4. Program start - Program start removes the program halt condition and allows normal instruction execution to continue.

5. Data output request - Data output request is detected during the fetch microprogram and causes transfer to the I/O microprogram. Data is accessed from the memory location specified by the address on the I/O input bus.
6. Data input request - Data input request is detected during the fetch microprogram and causes transfer to the I/O microprogram. The data to be stored is the second of two words input from the I/O bus. The first word specifies the memory location where the data is to be stored.

7. Interrupt request - Interrupt request is detected during the fetch microprogram. The I/O microprogram performs the operations required for the particular interrupt identified by the data word on the I/O input bus.

4.5 Timing

The timing logic consists of an oscillator and logic for generating six signals depicted in Fig. 4.4. Three of the signals (X, Y, and Z) are used for control of basic operations while the remaining signals provide for special control functions and timing variations. The basic microinstruction cycle consists of five operations which are described as follows:

1. Selection of the control word to be broadcast for operational control. This occurs at clock time Z when the sequence counter contents are updated by the previous microinstruction. The updated MROM address selects the new control word that is broadcast for operational control.

2. Start memory read/write operation if specified by microcode. Scratch pad and main memory write operations are initiated at clock time X. Address and data to be stored must be loaded into the appropriate registers during a
1 *(Start main memory read/write.) *(Start SPM write.)
2 Update SPM address. *(Set instruction register.)
3 *(Set MQR, PRR, MAR, ER)
   Update sequence and iteration counters.

*These operations are performed only when specified by the microcode.

Figure 4.4. Basic SUMC Timing Signals
previous microinstruction cycle. The SPM address register
is not updated until the SPM write operation is completed.
This allows an operand from SPM to be operated upon and
returned during the same microinstruction cycle. The SPM
address is updated at clock time Y.

3. Perform arithmetic or logical operations specified by
control word. These operations occur during the complete
microinstruction cycle. It should be noted however that
scratch pad memory operands are not available until
clock time Y where the address is updated as specified by
the current control word.

4. Gate results of arithmetic or logical operations into
temporary storage registers of multiplexer register
section for later use or for transfer to main or scratch
pad memories. This occurs at clock time Z.

5. Update the sequence and iteration counter contents, as
specified by the microcode and status signals, to maintain
the desired microprogram control. This occurs at clock
time Z.
CHAPTER V

SUMC BRANCHING ARCHITECTURE

5.1 Sequence Control Unit (SCU)

The purpose of the SUMC Sequence Control Unit (SCU) is to provide the address of the next microinstruction to be executed. To achieve this purpose, selected data is brought into the sequencer register. Data is selected from one of three sources as outlined below:

IAROM - The 10 least significant bits of the IAROM are loaded into the sequencer. This value is the microprogram starting address.

MROM - The 10 least significant bits of an MROM control word are loaded into the sequencer. This value is the address of the microinstruction to be executed next if a condition checked for is met.

PRM - The 10 least significant bits of the PRM multiplexer are loaded into the sequencer. This value is the address of the next microinstruction to be executed.

5.2 The SUMC Conditional Checks

The SUMC has a number of conditional checks which are used to decide which microinstruction is to be executed next [2]. These checks can be grouped into two categories: The Decision checks and the Iterative
checks. The Decision checks can be grouped into three categories: The I/O checks, JI; the FALSE checks, JF; and the TRUE checks, JT.

The I/O Checks (JI).
For each of these checks, if the I/O condition checked for is true; the sequencer register is loaded with the MROM transfer field; if false, the contents of the sequencer are incremented. The I/O checks are defined as follows:

- JINT(N) - Jump on interrupt to N.
- JIDOT(N) - Jump on interrupt or data out request to N.
- JIO(N) - Jump on interrupt or I/O request to N.

The FALSE Checks (JF)
If the condition checked for is false, the sequencer is loaded with the MROM transfer field; if true the sequencer contents are incremented. The FALSE checks are defined as follows:

- JNOF(N) - Jump on no ALU overflow to N.
- JNXOF(N) - Jump on no EALU overflow to N.
- JNZ(N) - Jump if FPM not zero.
- JNRSX(N) - Jump on no register specification to N.

The TRUE Checks (JT)
For the TRUE checks, if the condition checked for is true, the sequencer is loaded with the MROM transfer field; if false, the sequencer contents are incremented. The TRUE checks are defined as follows:

- JN(N) - Jump if ALU negative.
- JNX(N) - Jump if EALU negative.
- JIA14 - Jump if IAROM control bit 14=1.
- JIA13(N) - Jump if IAROM control bit 13=1.
The Iterative Checks (JC)

For the Iterative checks, if the count condition checked for is satisfied, the sequencer is loaded with the MROM transfer field; otherwise the count is decremented and the same microinstruction is executed (for JCH); or the next microinstruction is executed (for JCA). The Iterative checks are defined as follows:

JCZH(N) - Jump to N if iteration counter contents is zero. Otherwise, decrement the iteration counter contents by 1 and repeat microinstruction.

JCL4H(N) - Jump to N if iteration counter contents is less than 4. Otherwise decrement the iteration counter contents by 4 and repeat microinstruction.

JCZA(N) - Jump to N if iteration counter contents is zero. Otherwise, decrement the iteration counter contents by 1 and execute next microinstruction.

JCL4A(N) - Jump to N if iteration counter contents is less than 4. Otherwise, decrement the iteration counter contents by 4 and execute next microinstruction.

The SUMC successor commands are summarized in Table 5.1. The unconditional branching commands are STEP and J (Jump); the decision commands are JI (Jump on I/O Condition), JT (Jump on TRUE), JF (Jump on FALSE); the iterative commands are represented by JCH (Jump on count condition true or hold), and JCA (Jump on count condition true of advance).
### TABLE 5.1

Successor Commands for SUMC BB

<table>
<thead>
<tr>
<th>COMMAND</th>
<th>NEXT INSTRUCTION ADDRESS</th>
<th>INSTRUCTION ADDRESS</th>
</tr>
</thead>
<tbody>
<tr>
<td>STEP</td>
<td>(SEQ) + 1</td>
<td>-------------------</td>
</tr>
<tr>
<td>J</td>
<td>(MROM)_X → (SEQ)</td>
<td>-------------------</td>
</tr>
<tr>
<td>JI</td>
<td>i&lt; (MROM)_X → (SEQ) V (SEQ)+1 &gt;</td>
<td>-------------------</td>
</tr>
<tr>
<td>JT</td>
<td>i&lt; (MROM)_X → (SEQ) V (SEQ)+1 &gt;</td>
<td>-------------------</td>
</tr>
<tr>
<td>JF</td>
<td>f&lt; (MROM)_X → (SEQ) V (SEQ)+1 &gt;</td>
<td>-------------------</td>
</tr>
<tr>
<td>JCH</td>
<td>c&lt; (MROM)_X → (SEQ) V (SEQ) &gt;</td>
<td>-------------------</td>
</tr>
<tr>
<td>JCA</td>
<td>c&lt; (MROM)_X → (SEQ) V (SEQ)+1 &gt;</td>
<td>-------------------</td>
</tr>
</tbody>
</table>

5.3 **SUMC Structured Microprogram Primitives**

In this section, the structured microprogram primitives are implemented for the SUMC BB. A microprogram, a macroprogram, and their corresponding flowcharts are given for each primitive. The decision primitive is implemented for both True and False SUMC checks.

**Primitive:**  
f then g

**Microprogram**

f, STEP

g
Figure 5.1 SUMC Concatenation Microflowchart

Primitive: $f$ then $g$

Macroprogram

\begin{align*}
  f_1, & \text{ STEP} \\
  f_2, & \text{ STEP} \\
  \vdots, & \\
  f_n, & J(G_1) \\

  G_1: & g
\end{align*}
Figure 5.2. SUMC Concatenation Macroflowchart

Primitive: If p then f, else g

Microprogram for TRUE Checks

If p then JT(F), else STEP

g, STEP

F: f, J(G+1)

Microprogram for FALSE Checks

If p then STEP, else JF(G)

f, STEP

G: g, J(F+1)
For TRUE Checks

\[ \text{ENTRY} \]

\[ \text{STEP} \quad \text{NO} \quad \text{YES} \quad \text{JT}(F) \]

\[ \text{STEP} \quad G \quad \text{STEP} \quad J(G+1) \]

For FALSE Checks

\[ \text{ENTRY} \]

\[ \text{JF}(G) \quad \text{NO} \quad \text{YES} \quad \text{STEP} \]

\[ \text{STEP} \quad G \quad \text{STEP} \quad J(F+1) \]

Figure 5.3. SUMC Decision Microflowcharts
Primitive:  If \( p \) then \( f \), else \( g \)

Macroprogram for TRUE Checks

\[
\text{If } p \text{ then } JT(F_1), \text{ else STEP}
\]

\[
G_1: \quad g_1, \text{ STEP} \\
g_2, \text{ STEP} \\
\vdots \\
g_n, \text{ STEP} \\
\]

---

\[
F_1: \quad f_1, \text{ STEP} \\
f_2, \text{ STEP} \\
\vdots \\
f_n, J(G_{n+1}) \\
\]

Macroprogram for FALSE Checks

\[
\text{If } p \text{ then STEP, else JF}(G_1)
\]

\[
F_1: \quad f_1, \text{ STEP} \\
f_2, \text{ STEP} \\
\vdots \\
f_n, \text{ STEP} \\
\]

---

\[
G_1: \quad g_1, \text{ STEP} \\
g_2, \text{ STEP} \\
\vdots \\
g_m, J(F_{n+1}) \\
\]
For TRUE Checks

ENTRY

STEP NO * YES JT(F_1)

* g_1 * F_1

* g_2 * F_2

* g_m * F_m

STEP J(G_m+1)

For FALSE Checks

ENTRY

JF(G_1) NO * YES STEP

* g_1 * F_{1-1}

* g_2 * F_2

* g_m * F_m

J(F_n+1) STEP

* F_n+1

Figure 5.4. SUMC Decision Macroflowcharts
Primitive: While $\bar{p}$, do $f$

While $[(IC) \neq 0]$, do $f$

Microprogram
If (not $p$) then $f$, else $JCZH \ (X)$

While $[IC] \neq 4]$, do $f$

Microprogram
If (not $p$) $f$, else $JCL4H \ (X)$
While [(IC) ≠ 0], do f

* * * * * *
* ENTRY *
* * * * * *
* + * * * * * *
* * * * * *
* f * *
* * * * * F *
* * * * *
* NO *
* IC=0 *
* * * * * * (IC)-1 → (IC)*
* * *
* * JCZH(X) *
* YES *
* * * *
* * *
* * * *
X

While [(IC) ≠ 4], do f

* * * * * *
* ENTRY *
* * * * * *
* + * * * * * *
* * * * * *
* f * *
* * * * * F *
* * * * *
* NO *
* IC=4 *
* * * * * *(IC)-4 → (IC)*
* * *
* * JCL4H(X) *
* YES *
* * * *
* * *
* * * *
X

Figure 5.5. SUMC Iteration Microflowchart
Primitive: While $\overline{p}$, do $f$

While $[(IC) \neq 0]$, do $f$

Macroprogram

$F_{1-1}$: If (not $p$) then STEP, else JCZA($X$)

$F_1$:
- $f_1$, STEP
- $f_2$, STEP
- ...
- $f_n$, J($F_{1-1}$)

$X$: CONTINUE

White $[(IC) \neq 4]$, do $f$

Macroprogram

$F_{1-1}$: If (not $p$) STEP, else JCL4A($X$)

$F_1$:
- $f_1$, STEP
- $f_1$, STEP
- ...
- $f_n$, J($F_{1-1}$)

$X$: CONTINUE
While \( [(IC \neq 0)] \), do $f$

\[
\begin{align*}
\text{ENTRY} \quad \text{STEP} \\
\text{NO} \quad \text{STEP} \\
IC=0 \quad \text{ENTRY} \quad \text{STEP} \\
\end{align*}
\]

* $F_1 \rightarrow (IC-1) \rightarrow (IC)$

JCZA($X$): YES

* $f_1 \rightarrow *F_1$

* $\cdots$

* $X \rightarrow *F_2$

* STEP

* $f_n \rightarrow *F_n$

* $J(F-1)$

While \( [(IC \neq 4)] \), do $f$

\[
\begin{align*}
\text{ENTRY} \quad \text{STEP} \\
\text{NO} \quad \text{STEP} \\
(IC<4) \quad \text{ENTRY} \quad \text{STEP} \\
\end{align*}
\]

* $F_1 \rightarrow (IC-4) \rightarrow (IC)$

JCL4A($X$): $F_1$

* $\cdots$

* $f_1 \rightarrow *F_1$

* $\cdots$

* $X \rightarrow *F_2$

* STEP

* $f_n \rightarrow *F_n$

* $J(F-1)$

\[\text{Figure 5.6. SUMC Iteration Macroflowchart}\]
It is possible to implement other iterative loops by using the SUMC hardware in the following manner. A positive iteration (refer to Fig. 5.7) count, N, is initially loaded into a temporary register, T. Subsequent microinstructions execute the desired process, f. Then, the count is decremented by 1 and checked for zero. If the count is not zero, the execution of f is repeated; otherwise, control is transferred to some other microprogram through a JNZ(X) microorder. This technique is used to implement N iterations in the loop. The disadvantage of this technique is that the PRR must be loaded at least one microinstruction prior to making the check.

Another way of implementing an iterative loop is as follows: A negative count, -N, is initially loaded into T (Ref. Fig. 5.8) subsequent microinstructions execute the desired process f. Then, the count is incremented by 1 and checked for negative. If the count is negative, the execution of f is repeated. If the count is not negative, the sequencer is advanced. This technique allows \( \frac{1}{N+1} \) iterations in the loop. This technique is better because it frees the PRR.

A third type of iterative loop is used in the implementation of the SI format instructions [6]. Formats are discussed in Section 6.2. This technique uses a JIA microorder in conjunction with a flag (refer to Fig. 5.9). During fetch, the flag is set to zero. Some time later in fetch, the sequencer addresses the microprogram starting location as a result of JIA microorder. Thus microprogram control is transferred to this location. The first step of the microprogram checks the flag. Since it is zero, the sequencer is advanced. Subsequent microinstructions in the microprogram perform the desired process, f. Then, the flag is
changed to a one. To form the loop, a JIA microorder is called. Since the IAROM is still pointing to the microprogram starting location, control is once again transferred to this location. Since the tag is set to a one, the sequencer is loaded with the MROM transfer address. Thus, control is transferred to some other microprogram. This technique implements a "one pass" iterative loop.

5.4 Subroutines

The SUMC computer does not have a hardware CALL. However it is still possible to handle subroutines (and thus implement the CALL) by using one of the scratchpad temporary registers to store the return address.

In practice, the process is as follows: at some time during the microprogram (at a cost of one microinstruction) the desired return address is stored in a temporary register (usually T5), then at some subsequent microinstruction the subroutine is entered through an unconditional jump. The desired subroutine is executed. The last step of the subroutine consists of gating the temporary register contents to the sequencer, thus transferring to the previously selected microinstruction (return address). This technique, however, does not allow for subroutine nesting. The SS format flowcharts in Chapter VI illustrate the technique.
Figure 5.7. SUMC N-Iterative Loop
Figure 5.8. SUMC N+1-Iterative LOOP
Figure 5.9. SUMC DO ONCE LOOP
CHAPTER VI
SUMC BB MICROCODE IMPLEMENTATION

6.1 Emulation

One of the main advantages of a microprogrammable computer is its emulation ability. Emulation is defined as the imitation of one system by another such that the imitating system accepts the same data and programs and achieves the same result as the initial system. There may be a difference in execution time to achieve the same results.

6.2 IBM System/360 Instruction Formats

The length of an instruction format can be one, two, or three halfwords. An instruction consisting of only one halfword causes no reference to main storage. A two-halfword instruction provides one storage-address specification; a three-halfword instruction provides two storage-address specifications.

The five basic instruction formats [6] are denoted by the format codes RR, RX, RS, SI, and SS. These codes express the operation to be performed. RR denotes a register-to-register operation; RX, a register-and-indexed-storage operation; RS, a register-and-storage operation; and SS, a storage-to-storage operation.

6.3 Structured Microprograms

This section contains a subset of SUMC structured microprograms in flowchart form which emulate the IBM System/360 instruction set [6].
Decimal and floating point instructions are not implemented. The author had intended to code the microprograms represented by the flowcharts, and run diagnostics on them. However, since the available hardware is undergoing expansion modifications it was not wise to do so. A corresponding nonstructured microprogram set (contain floating point instructions), previously written by the author [21] has been thoroughly verified by the use of diagnostics. The author exercised great care not to alter the emulating process; thus, the implemented structured microprograms should be valid or sufficiently close to valid to allow realistic conclusions.

The structured microprogram flowcharts shown in Figs. 6.1 through 6.68 are divided into the following groups: RR format, RX format, RS format, SI format, SS format, and housekeeping. Housekeeping microprograms fetch instructions and operands to be executed, and store program status information.

In the following flowcharts, instruction mnemonics correspond to those used for IBM System/360 instructions. A microprogram name which is formed by adding one or more letters to an instruction mnemonic refers to a continuation microprogram. A continuation microprogram, unless listed separately in the List of Figures, appears in the same figure as the instruction mnemonic, the microprogram is listed in the List of Figures. For example, SIF1 is listed as Fig. 6.27. Instruction opcodes are shown in hexadecimal form in the upper right hand corner of the instruction entry block.
Figure 6.1. Add Register (AR) Microprogram
Figure 6.2. Add Logical Register (ALR) Microprogram
Figure 6.3. And Register (NR) Microprogram

Figure 6.4. Compare Register (CR) Microprogram
Figure 6.5. Branch and Link Register (BALR) Microprogram
Figure 6.6. Branch on Condition Register (BCR) Microprogram
Figure 6.7: Branch on Count Register (BCTR) Microprogram
Figure 6.8. Add (A) Microprogram
Figure 6.9. Add Halfword (AH) Microprograms

Figure 6.10. Add Logical (AL) Microprogram
Figure 6.11. And (N) Microprogram

Figure 6.12. Compare (C) Microprogram
Figure 6.13. Compare Halfword (CH) Microprogram
Figure 6.14. Branch and Link (BAL) Microprogram
Figure 6.15. Branch on Condition (BC) Microprogram

Figure 6.16. Branch on Count (BCT) Microprogram
Figure 6.17. Branch on Index High (BXH) Microprogram
Figure 6.18. Branch on Index Low or Equal (BXLE) Microprogram
Figure 6.19. Test Under Mark (TM) Microprogram
Figure 6.20. Move Immediate (MVI) Microprogram
Figure 6.21. Test and Set (TS) Microprogram
Figure 6.22. And Immediate (NI) Microprogram
Figure 6.23. Compare Logical Immediate (CLI) Microprogram
Figure 6.24. Or Immediate (OI) Microprogram
Figure 6.25. Exclusive Or Immediate (XI) Microprogram
Figure 6.26. SI Format (SIR) Microprogram
Figure 6.28. Move Microprograms (MVC, MVN, MVZ)
Figure 6.29. Translate and Test (TRT) Microprogram
Figure 6.30. TRTC Microprogram
Figure 6.31. TRTD Microprogram
Figure 6.32. Translate (TR) Microprogram
Figure 6.33. TRC Microprogram
Figure 6.34. SS Format (SSF) Microprogram
Figure 6.35. SS Format (SSFA) Microprogram
Figure 6.36. SS Format (SSF+06) Microprogram
Figure 6.37. SS Format (SSFB) Microprogram
Figure 6.38. SS Format (SSFC) Microprogram
Figure 6.39. Fetch (FTCH) Microprogram
Figure 6.40. NIO Microprogram
Figure 6.41. EXCP Microprogram
Figure 6.42. RX Microprogram
Figure 6.43. NRX Microprogram
Figure 6.44. ABERR Microprogram
Figure 6.45. WAIT Microprogram
Figure 6.46. IO Microprogram
Figure 6.47. Load Program Status Word (LPSW) Microprogram
Figure 6.48. LPS Microprogram
Figure 6.49. LPSA Microprogram
Figure 6.50. LPSB, LPSC, LPSD Microprograms
Figure 6.51. Overflow (OF) Microprogram

NOTE: SUBROUTINE OFS RETURNS TO FTCH
Figure 6.52. OFS Microprogram
Figure 6.53. OFSA Microprogram
Figure 6.54. OFSB Microprogram
Figure 6.55. Interrupt (INT) Microprogram
Figure 6.56. INTEG12 Microprogram
Figure 6.57. INTL8 Microprogram
Figure 6.58. INTO, INT1, INT2, INT3 Microprograms
Figure 6.59. INT23 Microprogram
INT4

* (PRR) → I/O *
* 0 → (Z) *

INT5

* (PRR) → I/O *

INT6

* I/O WORD 2+(CC)*
* SET I/O *

INT7

* PRR → I/O *
* 0 → (Z) *

INTF

* WAIT → SEQ *
* (T2) *

* I/O WORD 2+*(CC)*
* SET I/O *

* (T2) → SEQ *

Figure 6.60. INT4, INT5, INT6, INT7, INTF Microprograms
Figure 6.61. INT8 Microprogram
Figure 6.62. INT9 Microprogram
Figure 6.63. INT10 Microprogram
Figure 6.64. INT11 Microprogram
Figure 6.65. INT12 Microprogram
Figure 6.66. INT13 Microprogram

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 → (PRR)</td>
<td>MEM READ</td>
</tr>
<tr>
<td>(T4)</td>
<td>128 → (MAR)</td>
</tr>
<tr>
<td>15 → (IC)</td>
<td>MEM READ</td>
</tr>
<tr>
<td>2</td>
<td>(PRR) → (IR)</td>
</tr>
<tr>
<td>24-31 8-15</td>
<td>LOAD SPM BANK 1</td>
</tr>
<tr>
<td>(MR) → (FX)</td>
<td>DELAY</td>
</tr>
<tr>
<td>IC=0 JCZA</td>
<td></td>
</tr>
<tr>
<td>(T2) → SEQ</td>
<td><em>(MAR)+4 → (MAR)</em></td>
</tr>
<tr>
<td>8</td>
<td>MEM READ</td>
</tr>
<tr>
<td></td>
<td><em>(T4)+1 → (T4)</em></td>
</tr>
<tr>
<td></td>
<td><em>(PRR)</em></td>
</tr>
</tbody>
</table>
Figure 6.67. INT14 Microprogram
Figure 6.68. INT15 Microprogram

135
CHAPTER VII

COMPARISON

7.1 Conclusions

A comparison of the structured and nonstructured microprograms used in the emulation of the IBM System/360 by the SUMC BB brought to light the following conclusions:

1. Structured instruction microprograms were essentially as efficient as the corresponding nonstructured microprograms. That is, execution time and microprogram size remained essentially the same.

2. The implementation of structured housekeeping microprograms (Fetch, Overflow, Interrupt, etc.) was considerably more difficult. In general, these structured microprograms were slower and occupied more control memory locations than the nonstructured ones. For instance, in the Interrupt microprograms the lack of a CASE (COMPUTED GO TO) statement primitive forces the microprogrammer to use 15 decision blocks rather than one to decide which interrupt to process. This represents up to a 30 percent reduction in speed (execution speed varies with each interrupt processed), and a 16 percent increase in the size of the microcode memory portion which handles interrupts. Furthermore, note that INT8, INT9, INT10, INT11, INT12, INT13, INT14, and INT15 are identical except for Step 4. These microprograms could be combined by
using the forbidden CASE primitive. Because of this restriction, the size of the structured Interrupt microprogram subset is 200 percent greater than the size of the nonstructured Interrupt microprogram subset. There were no significant changes in speed or size for Fetch and Overflow microprograms. The author feels the housekeeping area is the crucial one when implementing structured microprograms because real time response limitations or control memory size restrictions may not permit the microprogrammer to use structured primitives wholly in housekeeping microprograms.

3. Structured RR, RX, RS and SI format microprograms were easily implemented in the SUMC; speed and microcode memory size were not sacrificed.

4. Structured SS format microprograms remained as fast as the nonstructured ones. However, it was not possible to share microcode memory locations, within these microprograms, as easily as it was with the nonstructured microprograms. Consequently, the microcode memory size was increased by 15 percent for the structured set.

5. Structured microprograms were better organized and thus should be more readily and quickly understood by users.

One must not forget that microprogramming is machine dependent. Thus, these conclusions apply only to the SUMC BB.

7.2 Further Research

The study of the branching architecture required for ease of implementation of structured microprograms is not complete. The branching architecture of other microprogrammable machines and of the newly developed microprocessors should be studied.
REFERENCES


REFERENCES
(Concluded)


### APPENDIX A

#### NOTATION

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>=</code></td>
<td>is loaded into</td>
</tr>
<tr>
<td><code>:</code></td>
<td>corresponds to or is related to</td>
</tr>
<tr>
<td><code>†</code></td>
<td>corresponds to</td>
</tr>
<tr>
<td><code>→</code></td>
<td>A → B mapping of A into B</td>
</tr>
<tr>
<td><code>+</code></td>
<td>loaded into</td>
</tr>
<tr>
<td><code>*</code></td>
<td>concatenation</td>
</tr>
<tr>
<td><code>&lt;a v b&gt;</code></td>
<td>if p then a; if not p then b</td>
</tr>
<tr>
<td><code>[b]</code></td>
<td>while p do b</td>
</tr>
<tr>
<td><code>( )</code></td>
<td>contents of</td>
</tr>
<tr>
<td><code>V</code></td>
<td>logical OR</td>
</tr>
<tr>
<td><code>Ψ</code></td>
<td>exclusive OR</td>
</tr>
<tr>
<td><code>A</code></td>
<td>logical AND</td>
</tr>
<tr>
<td><code>~</code></td>
<td>logical NOT</td>
</tr>
<tr>
<td><code>~</code></td>
<td>logical NOT</td>
</tr>
<tr>
<td><code>&lt;</code></td>
<td>less than</td>
</tr>
<tr>
<td><code>≤</code></td>
<td>not less than</td>
</tr>
<tr>
<td><code>=</code></td>
<td>equal to</td>
</tr>
<tr>
<td><code>≠</code></td>
<td>not equal to</td>
</tr>
</tbody>
</table>
APPENDIX B

FLOWCHART CONVENTIONS

* Entry or exit point.

* Microinstruction cycle.

* Decision block.

lower case letter within a micro-instruction cycle or decision block => a function of process

upper case letter on lower right hand corner of a micro-instruction cycle or decision block => MROM location
EXAMPLES

Example

Explanation

Microinstruction cycle
with decision block.
F1 refers to MROM location;
f1 to some function performed during F1; d1 refers
to some decision performed during F1.

Microprogram begins at
microinstruction cycle F1
is followed by decision
block F2. d2 refers to
some decision performed
during F2; if the condition
checked for during F2 is
true, a No-Operation cycle
F3 is performed prior to
going to EXIT; if the
condition checked for during
F2 is false; f4 is performed
during microinstruction
cycle F4 prior to EXIT.
APPENDIX B

FLOWCHART SYMBOLS

(  )  Contents of
Λ Logical "AND" operation
V Logical "OR" operation
Ψ Logical "EXCLUSIVE OR" operation
+ Addition
- Subtraction
(-----) One's complement
-(  ) Negation (Two's complement)
-> Data transfer or flow
N (Used either as a subscript or superscript). Normalized
LS4A Left shift four arithmetic bits
LS2A Left shift two arithmetic bits
LS1A Left shift one arithmetic bits
LS4L Left shift four logical bits
LS2L Left shift two logical bits
LS1L Left shift one logical bits
RS4A Right shift four arithmetic bits
RS1A Right shift one arithmetic bits
RS4L Right shift four logical bits
RS1L Right shift one logical bits
## APPENDIX B

### FLOWCHART ABBREVIATIONS

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AR</td>
<td>Accumulator Register</td>
</tr>
<tr>
<td>ALU</td>
<td>Arithmetic Logic Unit</td>
</tr>
<tr>
<td>B</td>
<td>Base Register</td>
</tr>
<tr>
<td>CC</td>
<td>Condition Code</td>
</tr>
<tr>
<td>CCR</td>
<td>Condition Code Register</td>
</tr>
<tr>
<td>D</td>
<td>Displacement Field</td>
</tr>
<tr>
<td>DEX</td>
<td>Derived Exponent</td>
</tr>
<tr>
<td>EALU</td>
<td>Exponent Arithmetic Logic Unit</td>
</tr>
<tr>
<td>ER</td>
<td>Exponent Register</td>
</tr>
<tr>
<td>IAROM</td>
<td>Instruction Address Read-Only-Memory</td>
</tr>
<tr>
<td>IC</td>
<td>Iteration Counter</td>
</tr>
<tr>
<td>IR</td>
<td>Instruction Register</td>
</tr>
<tr>
<td>K</td>
<td>SPM Mask Registers (see Appendix C)</td>
</tr>
<tr>
<td>M</td>
<td>Program Mask</td>
</tr>
<tr>
<td>MAR</td>
<td>Memory Address Register</td>
</tr>
<tr>
<td>MAM</td>
<td>Memory Address Multiplexer</td>
</tr>
<tr>
<td>MQR</td>
<td>Multiplier/Quotient Register</td>
</tr>
<tr>
<td>MR</td>
<td>Memory Register</td>
</tr>
<tr>
<td>MROM</td>
<td>Microcode Read-Only-Memory</td>
</tr>
<tr>
<td>N</td>
<td>Interrupt Status Register</td>
</tr>
<tr>
<td>OF</td>
<td>Overflow</td>
</tr>
<tr>
<td>PC</td>
<td>Program Counter</td>
</tr>
</tbody>
</table>
FLOWCHART ABBREVIATIONS
(Concluded)

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PRM</td>
<td>Product Remainder Multiplexer</td>
</tr>
<tr>
<td>PRR</td>
<td>Product Remainder Register</td>
</tr>
<tr>
<td>R</td>
<td>Register</td>
</tr>
<tr>
<td>ROM</td>
<td>Microcode Read-Only-Memory</td>
</tr>
<tr>
<td>S</td>
<td>System Mask</td>
</tr>
<tr>
<td>SPM</td>
<td>Scratch Pad Memory</td>
</tr>
<tr>
<td>T</td>
<td>Temporary Register</td>
</tr>
<tr>
<td>X</td>
<td>Register</td>
</tr>
</tbody>
</table>
APPENDIX B

FLOWCHART SUBSCRIPTS

M Mantissa
N Normalized • Also used as a superscript
OF Overflow
S Sign bit
SHW Sign Extended Halfword
V Used with Temporary register Tv
0-F Hexadecimal 0-15
+1 Register specified by selected IR field +1
APPENDIX C

SPM MASK REGISTERS

K₀ = 00000001
K₁ = 00FFFFFF
K₂ = FF00FFFF
K₃ = F0FFFFFF
K₄ = FFF0FFFF
K₅ = 0FFFFFFF
K₆ = FF0FFFFF
K₇ = FFFFF000
K₈ = 0000FFFF
K₉ = 01000000
K₁₀ = 00FF0000
K₁₁ = F0000000
K₁₂ = 00F00000
K₁₃ = 000FFFFF
K₁₄ = 000F0000
K₁₅ = 00FF0000
## APPENDIX D

### EXTERNAL INTERRUPTS

<table>
<thead>
<tr>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTO</td>
<td>Power Up</td>
</tr>
<tr>
<td>INT1</td>
<td>Release CPU</td>
</tr>
<tr>
<td>INT2</td>
<td>External Interrupt</td>
</tr>
<tr>
<td>INT3</td>
<td>Channel 1</td>
</tr>
<tr>
<td>INT4</td>
<td>System Reset</td>
</tr>
<tr>
<td>INT5</td>
<td>Set Condition Code</td>
</tr>
<tr>
<td>INT6</td>
<td>Set Channel Busy</td>
</tr>
<tr>
<td>INT7</td>
<td>Initial Program Load</td>
</tr>
<tr>
<td>INT8</td>
<td>Store SPM Bank 0</td>
</tr>
<tr>
<td>INT9</td>
<td>Store SPM Bank 1</td>
</tr>
<tr>
<td>INT10</td>
<td>Store SPM Bank 2</td>
</tr>
<tr>
<td>INT11</td>
<td>Store SPM Bank 3</td>
</tr>
<tr>
<td>INT12</td>
<td>Load SPM Bank 0</td>
</tr>
<tr>
<td>INT13</td>
<td>Load SPM Bank 1</td>
</tr>
<tr>
<td>INT14</td>
<td>Load SPM Bank 2</td>
</tr>
<tr>
<td>INT15</td>
<td>Load SPM Bank 3</td>
</tr>
</tbody>
</table>