General Disclaimer

One or more of the Following Statements may affect this Document

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.

- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.

- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.

- This document is paginated as submitted by the original source.

- Portions of this document are not fully legible due to the historical nature of some of the material. However, it is the best reproduction available from the original submission.

Produced by the NASA Center for Aerospace Information (CASI)
SPACtミVErICLE ONBOARD COMMAND ENCODER

FINAL REPORT

ER75-4458

17 DECEMBER 1975

PREPARED UNDER

NASA CONTRACT NO. NAS 9-14372
SPACE VEHICLE ONBOARD COMMAND ENCODER

FINAL REPORT

ER 75-4458

17 DECEMBER 1975

PREPARED UNDER

NASA CONTRACT NO. NAS 9-14372

FOR

NASA MANNED SPACECRAFT CENTER

HOUSTON, TEXAS

RAYTHEON COMPANY

EQUIPMENT DEVELOPMENT LABORATORY

SUDBURY, MASSACHUSETTS  01776
TABLE OF CONTENTS

I. INTRODUCTION 1-1

II. COMMAND ENCODER AND TEST SET IMPLEMENTATION 2-1

A. System Design 2-1

1.0 Basic Concept 2-1
2.0 Command Encoder Functional Description 2-1
2.1 Functional Operation 2-4
2.2 Test Set Design 2-6
2.3 Input Message Formats 2-11
2.4 Output Command Formats 2-19
2.5 Output Formatting Definition 2-22
2.6 Transparent Transmission 2-26
2.7 Modulation Requirements 2-26
2.8 Interface Specifications 2-36

B. CE Hardware 2-39

1.0 Command Encoder Modulator, Digital Portion 2-39
2.0 Modulator Analog Portion 2-66
3.0 Voice and Encrypter Interface Module 2-95
4.0 Command Encoder ECH Encoder Module 2-104
5.0 Microprocessor 2-111

C. CE Test Set Hardware 2-118

1.0 CE Test Set Microprocessor 2-119
2.0 CE Test Set ECH Encoder 2-126
3.0 Command Encoder Test Set Demodulator 2-125
4.0 Digital Voice and Encrypter Simulator Module 2-158

D. Command Encoder and Test Set Packaging 2-166

1.0 Introduction 2-166
2.0 Packaging Description 2-166
3.0 Modular Layout 2-174
4.0 Device Technology 2-182
5.0 Signal Interconnection 2-182

III. COMMAND ENCODER SOFTWARE 3-1

1.0 Software Requirements/Performance 3-1
2.0 Block Description 3-6
3.0 Design Approach 3-10
4.0 Detail Flowchart Description 3-17
TABLE OF CONTENTS, Continued

<table>
<thead>
<tr>
<th>IV. APPENDIX A</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Miscellaneous Flowcharts</td>
<td>4-1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>V. APPENDIX B</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Table 1: Format/Modulation Codes</td>
<td>5-1</td>
</tr>
<tr>
<td>Table 2: NASA 3 Execute Frequency Table</td>
<td>5-3</td>
</tr>
<tr>
<td>Table 3: NASA 3 Address Frequency Table</td>
<td>5-3</td>
</tr>
<tr>
<td>Table 4: NASA 4 Vehicle Frequency Table</td>
<td>5-4</td>
</tr>
<tr>
<td>Table 5: Vehicle Dependent Data</td>
<td>5-5</td>
</tr>
<tr>
<td>Table 6: Look up Table for Subcarrier and Modulation Freqs.</td>
<td>5-6</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>VI. APPENDIX C</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Formatting Summary</td>
<td>6-1</td>
</tr>
</tbody>
</table>
I. INTRODUCTION

This report defines the design and implementation of a space vehicle onboard Command Encoder brassboard, and test set.

Background

The requirement to generate commands onboard a manned space vehicle for transmission to another space vehicle has not been implemented in any of the manned space programs to date. The advent of vehicles like the Shuttle and space station with the capability to deploy, retrieve, and control a variety of detached payloads and satellites necessitates the development of an onboard command encoder.

The primary function of the Command Encoder is to accept input commands, generated either locally onboard the Space Shuttle or remotely from the ground, format and encode the commands in accordance with the payload's input requirements and appropriately modulate a subcarrier for transmission by the baseband rf modulator. Figure 1-1 depicts a simplified block diagram of the Command Encoder's interfaces. Onboard commands are generated onboard the Shuttle and routed by the Auxiliary Computer to the Command Encoder; while ground originated commands are received via the Uplink channel and moved through the Auxiliary Computer to the Command Encoder. (Note: It is assumed that the data bus feeding the Command Encoder is under control of the Auxiliary Computer.) The Command Encoder accepts the commands on a priority basis and outputs them to the appropriate payload via the crosslink channel. The payload, in turn, acknowledges the command by transmitting either an acknowledgement or bit-by-bit validation message, via the telemetry link and Performance Monitor System (PMS), back to the Command Encoder where the status of each message block is kept. Also available is an internal bit-by-bit validation path (echo check) to enhance message transmission error detection.

To be effective, the onboard encoder must be compatible with the command systems and techniques currently used/or to be used by NASA and other government organizations. These systems are currently implemented in ground hardware operating in controlled environments. Under NASA contract NAS 9-18498, Space Shuttle Onboard Command Encoder Design Definition Study, a flexible encoder system was designed. This report covers the implementation of the encoder design into hardware to demonstrate the various encoding algorithms/code formats, and modulation techniques in a single hardware package, to maintain comparable reliability and link integrity of the existing command systems, and to integrate the various techniques into a single design using current technology.

References

Final Report - Space Shuttle Onboard Command Encoder Design Definition Study (ER73-4525), 12/15/73

Proposal For - Space Vehicle Onboard Command Encoder Volume 1, 10/24/74

Sales Order - Section A, SO Number 81364, Contract NAS 9-14372, 1/20/75.

Section II, Part A of this document, covers the Command Encoder system design, while Part B defines the brassboard hardware design. Parts C and D cover the
Figure 1-1
Command Encoder System Interfaces
test set hardware and system packaging, respectively. The software required for both the Command Encoder brassboard and test set is described in Section III.
II. COMMAND ENCODER

A. SYSTEM DESIGN

1.0 BASIC CONCEPT

The Command Encoder Design is comprised of two conceptually distinct units -
the Coding and Format Generation Unit; and the Modulator Unit (see Figure
1-1). The Coding and Format Generation Unit accepts commands on a priority
basis, encodes them, places them in the proper format and passes the encoded
data on to the Modulator Unit. In addition, it also:

a. Keeps track of which messages have been verified and which have not,
b. retains all information until it has been verified, and
c. retransmits any information not verified within a specified time.

The Modulator Unit, in turn, appropriately modulates a subcarrier with the
encoded data in accordance with the selected payload's input requirements.

The Coding and Format Generation Unit is capable of generating 19 different
types (6 NASA and 13 DOD) of commands, and is sufficiently flexible to
accommodate new encoding techniques. In addition, NASA1 commands may be
time multiplexed with digital voice data, and all DOD commands are passed
through the encrypter interface. The Modulator Unit employs five modula-
tion techniques (tone, tone digital, PCM/PSK [NRZ], PCM/PSK [BI-φ-L] and
PCM/FSK) to support anticipated DOD and NASA command system requirements.

A transparent data mode is accepted in all command types except NASA3 and
NASA4. When specified, the formatting function of the Command Encoder is
bypassed and the command data block contained in the buffer memory is pro-
cessed exactly as if it were formatted data.

Telemetry validation techniques consist of operator-selectable bit-by-bit
validation, acknowledgement and echo checks. This validation information
comes back across the Data Bus and when necessary is compared with the
transmitted information stored in the Coding and Format Generation Unit.

2.0 COMMAND ENCODER FUNCTIONAL DESCRIPTION

Inputs to the Command Encoder are received from the following sources:
(a) Auxiliary Computer; (b) Performance Monitor System (for verification
feedback), (c) operator controls (for manual operation), and (d) delta
voice modulator (digital voice). Inputs (a) to (c) utilize a common
interface bus under Auxiliary Computer control, while (d) utilizes a
separate interface. The only system outputs are a baseband modulated wave-
form to the crosslink rf system, and status information as requested by the
Auxiliary Computer. In addition, an input/output Encrypter interface is
provided for DOD missions. Figure 2-1 is a detailed functional block
diagram of the Command Encoder.
Figure 1-1 - Baseline Block Diagram
Figure 2-1 Command Encoder Detailed Functional Block Diagram
2.0 (Command Encoder Functional Description, Continued)

The Coding and Format Generation Unit is comprised of a two-port memory, an off-the-shelf Raytheon Microprocessor, BCH encoder, DOD encrypter and digital voice interfaces, and a priority interrupt network. The two-port memory provides dedicated storage locations for all information transmitted to and from the Auxiliary Computer simulator, and working storage for the Microprocessor.

The Microprocessor interprets input commands, performs the necessary formatting and encoding, and appropriately drives the multi-mode Modulator Unit. The BCH encoder consists of special purpose hardware to implement the otherwise time-consuming BCH encoding algorithm. The DOD encrypter interface is a full-duplex ternary, serial channel between the Command Encoder and encrypter simulator. The digital voice interface accumulates the 32 KHz serial digital voice information and forms 16 bit words for processing by the Microprocessor. The priority interrupt network minimizes the Microprocessor's response time and facilitates the handling of asynchronous events.

The Modulator Unit is a stand-alone, multi-mode waveform generator which, upon demand from the Microprocessor, digitally synthesizes the crosslink output. The Modulator Unit is treated as a peripheral device to the Microprocessor. It's interface requirements are satisfied by specifying:

a. A control word (operational mode, phase shift, etc.)

b. The subcarrier frequency

c. The modulation frequency

d. The symbol time duration

Once transmission is initiated, a modulator interrupt signals any cycle update.

2.1 Functional Operation

A simplified Overall Operational Flow Diagram of the Command Encoder is presented in Figure 2-2. The term Command Channel refers to the path over which command data is presented to the Command Encoder. Regardless of the origin of this data, it is physically transmitted from the Auxiliary Computer (Simulator in the Test Set) over the Data Bus to the Command Encoder. The PMS Channel presents the telemetry feedback information, received by the Performance Monitor System, to the Command Encoder. This information also is transmitted over the Auxiliary Computer Data Bus. All communication over this bus is initiated by the Auxiliary Computer which addresses the desired peripheral device (e.g., the Command Encoder) and indicates the consecutive locations in the device's input memory into which the associated information is to be written, or from which it is to be read onto the bus.

As can be seen from the flow diagram, once the presence of a new command is detected, the Auxiliary Computer first reads the memory location in the Command Encoder containing the status word and if a not-busy condition is indicated, the computer writes appropriate information into the instruction,
Figure 2-2. Command Encoder Overall Operational Flow Diagram
2.1 (Functional Operation, Continued)

data block and Command Channel Message locations of the Command Encoder's input memory. Receipt of the Command Channel Message precipitates an Input Interrupt which initiates the processing of the new command by the Coding and Format Generation Unit. The status word is updated by this Unit and the new command information is moved to a working area where the various instruction fields are disassembled and decoded. Then a service routine is entered to initialize the Modulator Unit and transmit the command message block utilizing the appropriate modulation technique. Once the complete block has been transmitted, the Modulator Unit is set-up to time out 30 ms (validation response overdue time).

Meanwhile, when the Auxiliary Computer detects the presence of telemetry feedback, the computer checks the status of the PMS Buffer, writes the telemetry validation information into the input memory, and issues a PMS Channel Message which generates the PMS Interrupt for the Coding and Format Generation Unit. Subsequently, the interrupt causes the Command Encoder to perform the operator-selected validity checks and appropriately update its status words.

If the command contains more than one data block, the Auxiliary Computer, which periodically checks the Command Channel Status, is now permitted to forward the next data block to the Command Encoder. Again, the Input Interrupt is generated and the Coding and Format Generation Unit assembles the command, serially outputs the command message through the Modulator Unit and awaits the telemetry feedback. This Update Sequence continues until all data blocks have been transmitted or a validity check failure is detected (due to erroneous feedback or no feedback within 30 ms). If so indicated in the Command Instruction, the failed block is retransmitted, and if a "hard-failure" is detected, the command is aborted and the status is updated to indicate the failure.

The presence of higher priority commands within the Auxiliary Computer requires the issuance of an additional "HIPRI" Command Channel Message before the initial sequence is started, in order to affect an orderly abortion of the command presently in progress.

2.2 Test Set Design

The test set permits complete input to output real-time validation of the Command Encoder system performance. The use of hardware identical to that in the Command Encoder and in other Raytheon off-the-shelf equipment minimizes the development cost while still providing system flexibility.

As shown in Figure 2-3, the test set is comprised of an Auxiliary Computer Simulator (Microprocessor), a Command Encoder output interface simulator and a Local Control Panel.
Fig. 2-3 Test set block diagram
2.2.1 Auxiliary Computer Simulator

The Auxiliary Computer Simulator consists of a Microprocessor identical to that in the Command Encoder, 6K words of semiconductor memory, a paper tape reader, and a TTY interface. The Microprocessor and memory emulate the Auxiliary Computer and the Microprocessor-standard paper tape reader provides a program back-up storage media for the volatile semiconductor memory.

The onboard command encoder serial data bus interface is simulated with the parallel data address and control signals between the test set microprocessor and the command encoder two-port memory.

The Microprocessor generates all the Command Words, Command Instructions, and Command Data Words sent over the data bus to the Command Encoder. The operator can designate the intended payload address and specify the types of verification required, the message block length, priority, number of blocks to be transmitted, the number of retransmissions to be attempted, etc., through the TTY at the beginning of each run. The operator can also specify any one of five modes for generating the actual data to be transmitted: (1) all zeros data; (2) all-ones data; (3) alternating zeros and ones; (4) counting reference data (i.e. the references 00...000, 00...001, 00...010, etc.); and (5) arbitrary patterns entered by operator.

The Microprocessor also simulates the Performance Monitoring Subsystem (PMS) by generating the appropriate message validations. In order to exercise the Command Encoder's retransmission and status generation capability, the operator can designate which message words are not to be properly acknowledged (e.g. the 8th word, the 6th word in each block, or every 10th word). The PMS will then generate an improper acknowledgement (i.e. will insert a bit error in the case of bit-by-bit validation or will otherwise fail to acknowledge the transmitted message within the allotted 30 msec interval).

In addition, the Microprocessor records in specified memory locations pertinent data concerning each run (e.g. Number of message blocks received, last 256 bits received, number of received retransmissions, results of Auxiliary Computer failure analysis, etc.). Any disparity between the received data and that actually anticipated by the Microprocessor at any time during a run causes a program halt, thereby allowing the operator to diagnose the difficulty by reading the appropriate memory locations in both the Auxiliary Computer Simulator and the Command Encoder Microprocessor.

The paper tape reader, Remex RRS7300, is designed to permit the reading of 5, 6, 7 or 8 level perforated tape by the Microprocessor. It can operate under interrupt control (with address vectors to the appropriate interrupt service subroutines), or under program control via the "SKIP" line. Tape read rate is 300 characters per second, and tape handling is via self contained reels.
2.2.2 CE Output Interface Simulator

This interface simulator consists of an encrypter simulator, a digital voice generator, a BCH encoder and a set of baseband demodulators. All but the BCH encoder are unique to the CE test set (the encoder is identical to that in the Command Encoder). These devices are described briefly in the following paragraphs.

Encrypter Simulator

The primary function of the encrypter simulator is to only verify the operation of the interface signals. Accordingly, the interface simply contains logic that, under control of the test set operator, either repeats or inverts the incoming DOD data, and retransmits it back to the CE.

Digital Voice Generator

The digital voice generator enables the Microprocessor to simulate digital voice in the NASA1 output data stream and hence compare the received baseband demodulator output with that transmitted. The operator can specify one of three available data patterns: 0101..., 00110011..., and walking bits.

BCH Encoder

An encoder is included in the Test Set to facilitate checking the demodulated BCH encoded NASA1 command types. Closed-loop checking of the received NASA1 commands requires the regeneration of the appended parity check bits. The information bits (addresses and data) are checked, as they are for all modulation formats, by retaining a copy of the transmitted command instruction and data in the Auxiliary Computer simulator. The 48-bit formatted command is recycled through an encoder and the resultant parity bits compared with those in the transmitted command.

Baseband Demodulators and Demodulator Interface

The baseband demodulators and demodulator interface provide all the necessary demodulation and data formatting for interfacing the Command Encoder Modulator and the CE Test Set Microprocessor. Figure 2-4 illustrates the functional partitioning of the demodulator. The Input Section contains the analog and digital circuits for converting the seven modulation formats to either serial or parallel NRZ data. The Interface section provides the NRZ serial/parallel conversion, sync detection, mode control, and Microprocessor bus interface. This partitioning utilizes existing Microprocessor interface designs and emphasizes mode-sharing logic in the demodulators.

The purpose of the Test Set is to verify that the desired waveforms are being generated, not to measure the performance attainable when each of...
The image contains a functional block diagram of a system involving analog conditioning, signal selecting, and a command encoder. The diagram shows connections and data flow between components such as NASA 1, NASA 2, NASA 3, NASA 4, NASA 5, NASA 6, DATA REGISTER, SELECTOR, and DRIVER. There is also a control address data bus and demodulated data bus. The title of the diagram is Figure 2.4.
these modulation schemes are used in the presence of noise. Accordingly, the Test Set demodulators are not designed to approximate ideal matched filters; rather they are designed to measure crucial waveforms parameters (e.g. zero-crossing and when relevant, amplitude peaks). The resulting demodulators, while decidedly suboptimum so far as noise-rejection is concerned, demodulate the correct information only if the received waveform closely retains its shape.

2.3 Input Message Formats

The original Auxiliary Computer to Input Interface Unit message formats are summarized in Figure 2-5. The data bus message sequence for the transfer of data to the Command Encoder consisted of one Command Word followed by 1 to 32 data words. The CE MEMORY ADDRESS field specified an address in the CE memory which was to be the starting address for the requested transfer.

Communication between the Auxiliary Computer simulator and the CE is over a 16-bit bilateral data bus with addressing provided on a 16-bit unilateral bus. The CE Interface is one port of the two port random access memory. All I/O to the CE two port RAM is indirect, with the specified address containing the starting address. The range of addressable locations is thereby expanded from 511 to the entire CE memory.

Double buffering of data blocks received from the Auxiliary Computer simulator is provided. To affect the buffering within a reasonable time, a buffer swapping approach is used.

2.3.1 CE Command Instruction (CI)

Four sequential memory locations are required for the storage of the 64-bit CE command instructions issued over the onboard command channel. Bits 1-16, 17-32, 33-48, 49-64 utilize bits 1-16 of the first, bits 1-16 of the second, bits 1-16 of the third word, and bits 1-16 of the fourth word, respectively.

2.3.2 CE Data

The Command Instruction specifies a file of data to be processed by the CE. The file is composed of up to 511 blocks (file length = block count).
### COMMAND WORD FORMAT

<table>
<thead>
<tr>
<th>Bits</th>
<th>Field Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 - 3</td>
<td>Command Sync - Three-bit code for a Command Word Sync.</td>
</tr>
<tr>
<td>3 - 8</td>
<td>CE Address - Five-bit code which identifies the CE must respond to the transmitted Command Word.</td>
</tr>
<tr>
<td>9 - 13</td>
<td>Mode Control Field - Five-bit code used for determining the operational mode of the CE as follows:</td>
</tr>
<tr>
<td>9</td>
<td>Return Received Command Data Word</td>
</tr>
<tr>
<td>10</td>
<td>Send BITE Status</td>
</tr>
<tr>
<td>11</td>
<td>Master Reset</td>
</tr>
<tr>
<td>12</td>
<td>Transmit/Receive</td>
</tr>
<tr>
<td>13</td>
<td>Address - Identifies when CE Memory Address specifies input/output buffer memory location or the external control register within the Coding and Format Generation Unit.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Field</th>
<th>Code Range</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMD Sync</td>
<td>1 - 3</td>
<td>Command Sync</td>
</tr>
<tr>
<td>CE Address</td>
<td>3 - 8</td>
<td>CE Address</td>
</tr>
<tr>
<td>Mode Control Field</td>
<td>9 - 13</td>
<td>Mode Control Field</td>
</tr>
<tr>
<td>CE Memory Address</td>
<td>9</td>
<td>Return Received Command Data Word</td>
</tr>
<tr>
<td>Block Length</td>
<td>10</td>
<td>Send BITE Status</td>
</tr>
<tr>
<td>Parity</td>
<td>11</td>
<td>Master Reset</td>
</tr>
<tr>
<td></td>
<td>12</td>
<td>Transmit/Receive</td>
</tr>
<tr>
<td></td>
<td>13</td>
<td>Address</td>
</tr>
</tbody>
</table>

### COMMAND DATA WORD FORMAT

<table>
<thead>
<tr>
<th>Bits</th>
<th>Field Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 - 3</td>
<td>Data Sync - Three-bit code for a Command Data Word Sync.</td>
</tr>
<tr>
<td>4 - 8</td>
<td>CE Address - Five-bit code which identifies that CE must accept the transmitted Command Data Word.</td>
</tr>
<tr>
<td>9 - 24</td>
<td>Data - Contains the data to be transferred into the CE.</td>
</tr>
<tr>
<td>25 - 27</td>
<td>Pattern code for message validity test.</td>
</tr>
<tr>
<td>28</td>
<td>Parity - Odd Parity.</td>
</tr>
</tbody>
</table>

### RESPONSE DATA WORD FORMAT

<table>
<thead>
<tr>
<th>Bits</th>
<th>Field Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 - 3</td>
<td>Data Sync - Three-bit code for a Response Data Word sync.</td>
</tr>
<tr>
<td>4 - 8</td>
<td>CE Address - Five-bit code which identifies that CE is responding to the Command Word.</td>
</tr>
<tr>
<td>9 - 24</td>
<td>Data - Contains the requested data.</td>
</tr>
<tr>
<td>25 - 27</td>
<td>Power Status - Indicates the occurrence of a CE power down/power up sequence since the transmission of the last message.</td>
</tr>
<tr>
<td>28</td>
<td>Parity - Odd Parity.</td>
</tr>
</tbody>
</table>

Figure 2-3. Summary of Message Formats

Figure 2-5

Auxiliary Computer - Input Interface Unit

Me ge :m
COMMAND INSTRUCTION (CI) FORMAT

<table>
<thead>
<tr>
<th>WORD 1</th>
<th>WORD 2</th>
<th>WORD 3</th>
<th>WORD 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEH ADDR</td>
<td>SYS ADDR</td>
<td>TYPE</td>
<td>VALIDATIONS</td>
</tr>
<tr>
<td>TRANS CNT</td>
<td>RECORDCNT</td>
<td>T SPCIAL PARAMTRS.</td>
<td></td>
</tr>
<tr>
<td>SPARE</td>
<td>BLOCK COUNT</td>
<td></td>
<td>SPARE</td>
</tr>
</tbody>
</table>

Word 1:

Bits 15-12 - RECIPIENT VEHICLE ADDRESS
Bits 11-8 - RECIPIENT VEHICLE SYSTEM ADDRESS
Bits 7-3 - FORMAT TYPE (See Table 4.1)
Bits 2-0 - VALIDITY CHECKS - Bits indicating respectively, whether echo check, acknowledgement, and bit-by-bit validation schemes are to be used for command verification (1 = yes, 0 = no).

Word 2:

Bits 15-12 - TRANSMISSION COUNT - Number of times a record is to be retransmitted by CE upon validation failure.
Bits 11-8 - RECORD COUNT - Number of records (variable length) per block (max = 16)
Bit 7 - TRANSPARENT MODE - 1 = transparent, 0 = normal
Bits 6-0 - SPECIAL PARAMETERS

Word 3:

Bits 15-9 - SPARES
Bits 8-0 - BLOCK COUNT - Number of blocks to be transmitted in current sequence.

Word 4:

Bits 15-0 - SPARES
Each block consists of 1 to 16 records. Each record is composed as dictated by the particular format type (64 bit max.). The two command channel buffers each provide sixty-four memory locations for up to 16 records (one block). The quantity of locations actually used is a function of the Command type. In order to minimize the data bus transmission overhead, all record words are accepted in a modular 16 bit format using sequential memory locations. Figure 2-6 depicts the word packing of "long" and "short" data records.

2.3.3 Command Channel Message

A Command Channel Message memory location is provided for the command channel. Its primary function is to provide synchronization between the Command Encoder and input channels by creating an interrupt each time a message is written into the appropriate location (208).

COMMAND CHANNEL MESSAGE (CCMSG) WORD

FORMAT

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>HI</td>
<td>NCI</td>
<td>NBD</td>
<td>UNUSED</td>
<td>DWC</td>
</tr>
</tbody>
</table>

Bit 15 - HIPRI: Perform an orderly abort of current CI in preparation for a higher priority CI.

Bit 14 - NEW COMMAND INSTRUCTION: The CI input buffer has been filled with a new CI.

Bit 13 - NEW DATA BLOCK: The data block input buffer has been filled with new data.

Bits 12-6 - UNUSED

Bits 5-0 - DATA WORD COUNT: The number of 16-bit words associated with the new data block.
### NASA 5 Format

<table>
<thead>
<tr>
<th>WORD</th>
<th>64W x 16b</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>DATA WORD 1 BITS 1-16</td>
</tr>
<tr>
<td>2</td>
<td>DATA WORD 1 BITS 17-32</td>
</tr>
<tr>
<td>3</td>
<td>DATA WORD 1 BITS 33-48</td>
</tr>
<tr>
<td>4</td>
<td>DATA WORD 1 BITS 49-57 NOT USED</td>
</tr>
<tr>
<td>5</td>
<td>DATA WORD 2 BITS 1-16</td>
</tr>
<tr>
<td>64</td>
<td>DATA WORD 16 BITS 49-57 NOT USED</td>
</tr>
</tbody>
</table>

### DOD 1 Format

<table>
<thead>
<tr>
<th>WORD</th>
<th>64W x 16b</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>DATA WORD 1 NOT USED</td>
</tr>
<tr>
<td>2</td>
<td>DATA WORD 2 NOT USED</td>
</tr>
<tr>
<td>16</td>
<td>DATA WORD 16 NOT USED</td>
</tr>
<tr>
<td>64</td>
<td>NOT USED</td>
</tr>
</tbody>
</table>

**Figure 2-6 CE DATA-WORD PACKING**
2.3.4 Command Channel Status Word (CCSW)

The following Command Channel Status word is maintained for the CE command channel.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>CE BUSY: Set when the CE accepts a CI and reset when the requested processing is complete.</td>
</tr>
<tr>
<td>14</td>
<td>CI REQUEST: Set when the CE begins processing the last data block of the previous CI. (Note: This implements double buffering of CI's)</td>
</tr>
<tr>
<td>13</td>
<td>DATA BLOCK REQUEST: Set when the input data block buffer is empty.</td>
</tr>
<tr>
<td>12</td>
<td>INVALID COMMAND CHANNEL MESSAGE: Last CC message contained an invalid code or a valid message which is illegal at this time. The invalid message word is saved for possible interrogation by the Auxiliary Computer.</td>
</tr>
<tr>
<td>11</td>
<td>INVALID COMMAND INSTRUCTION: Last CI contained an invalid code or a valid code illegal at this time.</td>
</tr>
<tr>
<td>10</td>
<td>WORD COUNT FAILURE: Set when the word count for a data block specified in a CC Message (CCMSG) does not agree with the word count specified in the CI.</td>
</tr>
<tr>
<td>9</td>
<td>FAILED VERIFICATION: Last block processed failed one or more of the requested validations.</td>
</tr>
<tr>
<td>8-0</td>
<td>VERIFIED BLOCK COUNT: Number of last block to have passed all requested validations.</td>
</tr>
</tbody>
</table>

2.3.5 Echo Check and Bit-by-Bit Validation

The data fed back through the PMS is utilized to verify proper command transmission. If correct, this data shall be identical to the transmitted command. Hence, ten memory locations are provided to handle the longest output command format (NASA2) from each feedback channel.

Both bit-by-bit and echo validations will be done on an output word basis. It is assumed that PMS data will be returned in Output Command Formats. No validations will be done in Transparent mode.
2.3.6 PMS Channel Status Word

One memory location is utilized to indicate the status of the PMS input.

<table>
<thead>
<tr>
<th>ECHO</th>
<th>BBB</th>
<th>ACK</th>
<th>ECHO</th>
<th>BBB</th>
<th>ACK</th>
<th>RTF</th>
<th>IPM</th>
<th>SPARES</th>
<th>RE</th>
<th>TIME</th>
<th>SPARES</th>
</tr>
</thead>
</table>

Bit 15 - ECHO Check Buffer Full
Bit 14 - Bit-by-Bit Buffer Full
Bit 13 - ACK Received
Bit 12 - Last Word Failed ECHO Check
Bit 11 - Last Word Failed Bit-by-Bit Validation
Bit 10 - Last Word Failed Acknowledgement
Bit 9 - Last Word Failed 30 MS Response Time Criteria
Bit 8 - Last PMS Channel Message Word was Invalid
Bit 7-3 - SPARES
Bit 2 - Last record transmitted was a retransmit of the previous record.
Bit 1,0 - SPARES

2.3.7 PMS Channel Message

The PMS Channel Message is used to notify the Command Encoder that feedback has been inserted into the PMS Input Buffer and synchronization is provided by generating an interrupt whenever a message is written into memory location 21g.

<table>
<thead>
<tr>
<th>ECHO</th>
<th>BB</th>
<th>ACK</th>
<th>WORD COUNT</th>
</tr>
</thead>
</table>

Bit 15 - ECHO Check Buffer Updated
Bit 14 - Bit-by-Bit Buffer Updated
Bit 13-12 - Acknowledge Verification (11 = Pos, 10 = Negative)
Bit 11-4 - SPARES
Bit 3-0 - WORD COUNT - Number of 16-bit words written into the specified buffer.
2.3.8 Bite Status Word

The CE BITE hardware causes interrupts to the CE microprocessor, as well as external detectors. Upon detection of the fault, the CE will master clear the modulator, set the appropriate bit in the BITE status word and halt.

The address of the BITE SW is 12 (octal 14). The bit assignments are:

**BITE STATUS WORD**

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>HBUS ACT</td>
<td>TIMER INT</td>
<td>SPARES</td>
<td></td>
</tr>
</tbody>
</table>

- Bit 15 - Hung Bus State detected
- Bit 14 - Activity Detector Fault detected.
- Bit 13 - Timer Interrupt Fault
- Bits 12-0 - SPARES

2.3.9 Invalid Channel Message Word

Upon detection of an invalid channel message word, the message word will be saved for possible interrogation by the auxiliary computer. The addresses for the Command Channel Invalid Message word and the PMS Channel Invalid Message word are, respectively, 13 and 14.

2.3.10 Computer-Controlled CE Input/Output Handshaking

This section documents the input/output service routine required to drive the command encoder.

The Command Encoder provides buffering for two record blocks (up to 32 input records). Note that two data bus transmissions would be required from the onboard computer to send one block of input records. The maximum data bus transmission is limited to thirty-two 16-bit words, as specified by the data bus command word, while the maximum input record block size, as specified in the CI, is sixteen 64-bit words. Two current DB buffer pointers are provided to facilitate handling of the two separate data bus transmission from the onboard computer. The future addition of an Input Handler Unit and a Data Bus Interface Adapter would allow Command Encoder operation with an Auxiliary Computer via a serial data bus. When the presence of a new command is detected, the Auxiliary Computer first reads the memory location in the CE containing the status word (CCSW). If the Command Instruction (CI) request bit and the Data Block (DB) request bit are set, the computer writes appropriate information into the instruction, data block and Command Channel Message (CCMSG) location of the CE's input memory. Receipt of
2.3.10 (Computer-Controlled CE Input/Output Handshaking, Continued)

the CCMSG precipitates an Input Interrupt which initiates the processing of the new command by the Coding and Format Generation Unit (CFG). This unit buffers the input data block and updates the CCSW to indicate that a new DB can be transmitted. The command instruction is decoded, and the modulator unit is set to start the initialization sequence. The modulator's data request interrupt is serviced until a command word is completed, at which time the interval timer is set for 30 ms (validation response overdue time).

When the auxiliary computer detects the presence of validation data, it checks the Performance Monitor System Channel Status Word (PMSSW), transfers data to the appropriate input memory buffer, and issues a PMS Channel Message (PMSMSG). Receipt of the PMSMSG generates the PMS Interrupt causing the CE to perform the requested validity checks and update the PMSSW.

The above sequence is repeated for each command word until the DB is complete. The cycle is resumed with the next DB and continues until the last DB is complete.

The presence of higher priority commands within the Auxiliary Computer requires the issuance of an additional "HIPRI" CCMSG to effect an orderly abortion of the command presently in progress.

2.4 Output Command Formats

The CE is capable of generating payload link commands in nineteen different format types, or in a transparent mode where the commands are transmitted as received.

Information regarding the message is extracted from the Instruction word such as: word count, block count, command type, etc. The first output command is formatted and stored in a "temporary" area from which it is later transferred to a dedicated "output command" buffer area. In the case of NASA 1 and DOD commands, additional encoding or encryption is performed. The formatted output commands are then transferred to the modulator unit. Following is a description of each format type. (The formats are illustrated in Appendix C).

2.4.1 NASA 1 (Encoded BI-Ø-L)

<table>
<thead>
<tr>
<th>1 - 4</th>
<th>5 - 8</th>
<th>9 - 48</th>
<th>19 - 128</th>
</tr>
</thead>
<tbody>
<tr>
<td>vehicle address</td>
<td>system address</td>
<td>data</td>
<td>parity bits</td>
</tr>
</tbody>
</table>
### 2.4.2 NASA 2 (Apollo)

<table>
<thead>
<tr>
<th>1 - 3</th>
<th>4 - 6</th>
<th>7 - n</th>
</tr>
</thead>
<tbody>
<tr>
<td>vehicle address</td>
<td>system address</td>
<td>data (n = 12, 22, 27 or 32 address)</td>
</tr>
</tbody>
</table>

(N.B. each "zero" vehicle address bit in this format is represented by a 5-bit pattern A and each "one" vehicle address bit by B; similarly, each "zero" system address and data bit is represented by 5-bit pattern B, and each "one" by B).

### 2.4.3 NASA 3 (Tone Standard)

<table>
<thead>
<tr>
<th>1 - 4</th>
<th>5 - 7</th>
<th>8 - 10</th>
<th>11 - 13</th>
</tr>
</thead>
<tbody>
<tr>
<td>address (0000 not used)</td>
<td>executive word (up to 3 3-bit bytes; 000 not used)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### 2.4.4 NASA 4 (Tone Digital Standard)

<table>
<thead>
<tr>
<th>1 - 8</th>
<th>9 - 16</th>
<th>17 - 24</th>
<th>25 - 32</th>
<th>33 - 40</th>
</tr>
</thead>
<tbody>
<tr>
<td>address (all addresses contain either 2 or 6 &quot;zeros&quot;)</td>
<td>execute word (all words contain 4 &quot;zeros&quot; and 4 &quot;ones&quot;)</td>
<td>execute word (repeated)</td>
<td>execute word (repeated)</td>
<td></td>
</tr>
</tbody>
</table>

### 2.4.5 NASA 5 (PCM/FSK Standard)

<table>
<thead>
<tr>
<th>1 - 7</th>
<th>8 - n</th>
</tr>
</thead>
<tbody>
<tr>
<td>address command</td>
<td>(7≤n≤64; n fixed for any given spacecraft)</td>
</tr>
</tbody>
</table>

(Note: Memory load format accommodated by specifying number of words constituting the total message; only the first word contains the address).

### 2.4.6 DOD 1. 7-Bit Command

<table>
<thead>
<tr>
<th>1</th>
<th>2 - 3</th>
<th>4 - 7</th>
</tr>
</thead>
<tbody>
<tr>
<td>parity</td>
<td>address</td>
<td>command function</td>
</tr>
</tbody>
</table>

### 2.4.7 DOD 2. 14-Bit Command

<table>
<thead>
<tr>
<th>1 - 5</th>
<th>6 - 13</th>
<th>14</th>
</tr>
</thead>
<tbody>
<tr>
<td>address command</td>
<td>odd function</td>
<td>parity</td>
</tr>
</tbody>
</table>
### 2.4.8 DOD 3. 15-Bit Command

<table>
<thead>
<tr>
<th>Field</th>
<th>Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address</td>
<td>1-3</td>
</tr>
<tr>
<td>Command</td>
<td>4-12</td>
</tr>
<tr>
<td>Constant</td>
<td>13-14</td>
</tr>
<tr>
<td>Parity</td>
<td>15</td>
</tr>
</tbody>
</table>

### 2.4.9 DOD 4. 16-Bit Command

<table>
<thead>
<tr>
<th>Field</th>
<th>Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address</td>
<td>1-5</td>
</tr>
<tr>
<td>Command Byte</td>
<td>6-13</td>
</tr>
<tr>
<td>Odd</td>
<td>14</td>
</tr>
<tr>
<td>Fill</td>
<td>15-16</td>
</tr>
<tr>
<td>Parity</td>
<td>2</td>
</tr>
</tbody>
</table>

### 2.4.10 DOD 5

<table>
<thead>
<tr>
<th>Field</th>
<th>Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>System</td>
<td>1-5</td>
</tr>
<tr>
<td>Subsystem</td>
<td>6-8</td>
</tr>
<tr>
<td>Command</td>
<td>9-19</td>
</tr>
<tr>
<td>Odd Parity</td>
<td>20</td>
</tr>
</tbody>
</table>

### 2.4.11 DOD 6. 25-Bit Command

<table>
<thead>
<tr>
<th>Field</th>
<th>Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>System</td>
<td>1-4</td>
</tr>
<tr>
<td>Command</td>
<td>5-9</td>
</tr>
<tr>
<td>Even</td>
<td>10</td>
</tr>
<tr>
<td>Variable Address</td>
<td>11-18</td>
</tr>
<tr>
<td>Subsystem</td>
<td>19-24</td>
</tr>
<tr>
<td>Even Parity</td>
<td>25</td>
</tr>
</tbody>
</table>

### 2.4.12 DOD 7

<table>
<thead>
<tr>
<th>Field</th>
<th>Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address</td>
<td>1-5</td>
</tr>
<tr>
<td>Magnitude</td>
<td>6-8</td>
</tr>
<tr>
<td>Discrete Function</td>
<td>9-16</td>
</tr>
<tr>
<td>Parity Magnitude</td>
<td>17-26</td>
</tr>
<tr>
<td>Command Function</td>
<td>27</td>
</tr>
</tbody>
</table>

### 2.4.13 DOD 8

<table>
<thead>
<tr>
<th>Field</th>
<th>Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sync Address</td>
<td>1-2</td>
</tr>
<tr>
<td>Command</td>
<td>2-7</td>
</tr>
<tr>
<td>Command</td>
<td>8-13</td>
</tr>
<tr>
<td>Command</td>
<td>14-19</td>
</tr>
<tr>
<td>Command</td>
<td>20-25</td>
</tr>
<tr>
<td>Command</td>
<td>26-3</td>
</tr>
</tbody>
</table>

### 2.4.14 DOD 9. 35-Bit Command

<table>
<thead>
<tr>
<th>Field</th>
<th>Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address</td>
<td>1-5</td>
</tr>
<tr>
<td>Command Function</td>
<td>6-35</td>
</tr>
</tbody>
</table>

### 2.4.15 DOD 10. 39-Bit Command

<table>
<thead>
<tr>
<th>Field</th>
<th>Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vehicle Parity</td>
<td>1-22</td>
</tr>
<tr>
<td>Command</td>
<td>23</td>
</tr>
<tr>
<td>Parity</td>
<td>24-38</td>
</tr>
<tr>
<td>Command Function</td>
<td>39</td>
</tr>
<tr>
<td>Time Code On Bits</td>
<td>1-22</td>
</tr>
</tbody>
</table>
2.4.16 DOD 11. 47-Bit Command

| Address | Memory Location | Command | Time | Parity | Overall
|---------|----------------|---------|------|--------|--------
| 1-3     |                |         |      |        |        |

2.4.17 DOD 12. 63-Bit Command

<table>
<thead>
<tr>
<th>Fixed</th>
<th>Variable</th>
<th>Fill Bit</th>
<th>Command Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-21</td>
<td>22-42</td>
<td>43</td>
<td>44-63</td>
</tr>
</tbody>
</table>

2.4.18 DOD 13. 64-Bit Command

<table>
<thead>
<tr>
<th>Pre-sync Address</th>
<th>Address</th>
<th>Command</th>
<th>Command Timing</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-32</td>
<td>33</td>
<td>34-37</td>
<td>38-41</td>
</tr>
<tr>
<td></td>
<td>42-50</td>
<td>51-59</td>
<td>60-64</td>
</tr>
</tbody>
</table>

2.5 Output Formatting Definition

This section defines the output command buildup from the command instruction contents.

2.5.1 NASA1 and NASA6

<table>
<thead>
<tr>
<th>Output Record Bits</th>
<th>From</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-2</td>
<td>Set to zero</td>
</tr>
<tr>
<td>3-6</td>
<td>Bits 15-12 of CI Word 1</td>
</tr>
<tr>
<td>7-10</td>
<td>Bits 11-8 of CI Word 1</td>
</tr>
<tr>
<td>11-50</td>
<td>Input Data</td>
</tr>
<tr>
<td>51-128</td>
<td>BCH Encoder</td>
</tr>
</tbody>
</table>

2.5.2 NASA2

Data length (6, 16, 21, 26 bits) in special parameter field of command instruction. For transparent mode, the data length cannot exceed 127 bits.

<table>
<thead>
<tr>
<th>Output Record Bits</th>
<th>From</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-15</td>
<td>Formatted from bits 14-12 of CI Word 1</td>
</tr>
<tr>
<td>16-30</td>
<td>Formatted from bits 10-8 of CI Word 1</td>
</tr>
<tr>
<td>31 - End</td>
<td>Formatted from data</td>
</tr>
</tbody>
</table>
The 5-bit "A" and "B" patterns will be:

<table>
<thead>
<tr>
<th></th>
<th>A0 00101</th>
<th>A1 00001</th>
<th>A2 00010</th>
<th>A3 00011</th>
<th>A4 11011</th>
<th>A5 11010</th>
<th>A6 11001</th>
<th>A7 11000</th>
<th>A8 01000</th>
<th>A9 01001</th>
<th>A10 01000</th>
</tr>
</thead>
<tbody>
<tr>
<td>B0</td>
<td>10000</td>
<td>B1 10001</td>
<td>B2 10010</td>
<td>B3 10011</td>
<td>B4 10000</td>
<td>B5 10101</td>
<td>B6 10100</td>
<td>B7 10111</td>
<td>B8 11000</td>
<td>B9 11001</td>
<td>B10 11010</td>
</tr>
</tbody>
</table>

2.5.3 NASA 3

Output Record Bits From
1-4 Bits 11-8 of CI Word 1
5 - End Input data

2.5.4 NASA 4

Output Record Bits From
1-8 Bits 15-8 of CI Word 1
9-16 Bits 15-8 of CI Word 1
17-24 Input data
25-32 Same data
33-40 Same data

2.5.5 NASA 5

Total output word length (input record length) plus 7 will be in the special parameters field of the CI.

Output Record Bits From
1-7 Bits 14-8 of CI Word 1
8 - End Input data

2.5.6 DOD 1

Output Record Bits
1 even parity on entire word
2-3 come from bits 9-8 of CI Word 1 data
4-7
2.5.7  **DOD 2**

**Output Record Bits**

1-5  come from bits 12-8 of CI Word 1

6-13  data

14  odd parity on entire word

2.5.8  **DOD 3**

**Output Record Bits**

1-3  come from bits 10-8 of CI Word 1

4-12  data

13-14  will be 1's

15  even parity on entire record

2.5.9  **DOD 4**

**Output Record Bits**

1-5  come from bits 12-8 of CI Word 1

6-13  data

14  odd parity on bits 1-13

15-16  will be 1's

2.5.10  **DOD 5**

**Output Record Bits**

1-8  come from bits 12-8 of CI Word 1

9-19  data

20  odd parity on entire record

2.5.11  **DOD 6**

**Output Record Bits**

1-4  come from bits 15-8 of CI Word 1

5-9  data

10  even parity on bits 1-9

11-18  data

19-22  come from bits 11-8 of CI Word 1

23-24  come from special parameters field of CI

25  even parity on bits 11-24

2.5.12  **DOD 7**

**Output Record Bits**

1-5  come from bits 12-8 of CI Word 1

6-26  data

27  odd parity on entire record
2.5.13 DOD 8
Output Record Bits
1 will be a 1 come from bits 13-8 of CI Word 1
data
2-7
8-31

2.5.14 DOD 9
Output Record Bits
1-5 come from bits 12-8 of CI Word 1
data
6-35

2.5.15 DOD 10
Output Record Bits
1-22 data
even parity on bits 1-22
data
23
24-38
data
39
even parity on entire record

2.5.16 DOD 11
Output Record Bits
1-3 come from bits 10-8 of CI Word 1
data
4-45
even parity on bits 1-25
data
46
even parity on entire record
47

2.5.17 DOD 12
Output Record Bits
1-42 data
43 will be 1
data
44-63

2.5.18 DOD 13
Output Record Bits
1-32 will be all 1's
33 will be 1
data
34-37 1's complement of bits 11-8 of CI Word 1
come from bits 11-8 of CI Word 1
data
38-41
data
42-64
2.6 **Transparent Transmission**

The CE is capable of outputting the command data contained in the CDW (command data word) bypassing the formatting function of the CE for all transmission types except NASA 3 and 4. The command data is output at a continuous bits without the insertion of spacing intervals or deletion of data. The command data sequence is processed by the modulator section of the CE exactly as if it were formatted data. Transparent mode (i.e. no formatting or encoding) leads to new definitions of some types of input. These are specified below:

2.6.1 **NASA1, NASA6**

If the transparent mode bit is set in a NASA1 or NASA6 CI, the record count is interpreted as the number of continuous 160-bit records in the DB. (Note: The record count field of the CI starts at zero. Zero indicates one record).

2.6.2 **NASA2, DOD**

In the transparent mode, the TYPE code for DOD's is meaningless. Any DOD TYPE in transparent mode will cause the special parameters field to be interpreted as the word length. The record count is interpreted as the number of specified length records in the buffer. The record length must be a multiple of 16-bits. The above is also true for NASA2.

2.7 **Modulator Requirements**

2.7.1 **Output Performance Specification**

a. The subcarrier frequency satisfies the following requirements:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Requirement</th>
</tr>
</thead>
<tbody>
<tr>
<td>Selection Resolution</td>
<td>1 Hz</td>
</tr>
<tr>
<td>Accuracy</td>
<td>± 0.005%</td>
</tr>
<tr>
<td>Range</td>
<td>1 to 35 kHz</td>
</tr>
<tr>
<td>Total Harmonic Distortion</td>
<td>5%</td>
</tr>
</tbody>
</table>

b. The modulation frequency satisfies the following requirements:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Requirement</th>
</tr>
</thead>
<tbody>
<tr>
<td>Selection Resolution</td>
<td>1 Hz</td>
</tr>
<tr>
<td>Accuracy</td>
<td>± 0.005%</td>
</tr>
<tr>
<td>Range</td>
<td>1 to 65,535 Hz</td>
</tr>
<tr>
<td>Phase Shift</td>
<td>0 to 7/8 Cycle</td>
</tr>
<tr>
<td>Phase Resolution</td>
<td>1/8 Cycle</td>
</tr>
<tr>
<td>Waveforms</td>
<td>Sine, Triangle</td>
</tr>
</tbody>
</table>

c. The modulation feedthrough shall be less than -26 db referenced to the subcarrier.

d. The modulation shift time shall be less than 1 sec.
2.7.2 Modulation Techniques

NASA 1 (Figure 2-7)

PCM/BI-φ-L, 8 kB/sec. (8.066 kB/sec.). Each 128-bit command word is divided into four 32-bit segments and proceeded by a 32-bit frame-sync sequence. When time-multiplexed with digital voice, 128 bits of delta modulated voice data is inserted between every 32 bits of command data; the combined information rate is 40kB/sec. (40.330 kB/sec.). Transmission is initiated with a 1 sec. sequence of "ones" in order to establish bit sync. Transmission continues until "stop" instruction received; if no command data available a "null" command is transmitted during that interval.

NASA 2 (Figure 2-8)

A 2 kHz subcarrier is 100 percent phase-modulated by the 1 kB/sec. PCM-PSK data and summed with an equal-amplitude 1 kHz tone. Each transmission is initiated with a 1 sec. sequence of "ones" in order to establish bit sync. Multiples of five zeros are inserted between command blocks when no data is available. The composite PCM-PSK and summed reference frequency modulates a 70 kHz oscillator with a deviation of 25 kHz.

NASA 3 (Figure 2-9)

FSK using up to 15 address tones and seven execute tones as follows:

<table>
<thead>
<tr>
<th>Address Frequency (Hz)</th>
<th>Execute Frequency (Hz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1025</td>
<td>2000</td>
</tr>
<tr>
<td>1097</td>
<td>2270</td>
</tr>
<tr>
<td>1174</td>
<td>2650</td>
</tr>
<tr>
<td>1262</td>
<td>3000</td>
</tr>
<tr>
<td>1352</td>
<td>3305</td>
</tr>
<tr>
<td>1447</td>
<td>3621</td>
</tr>
<tr>
<td>1549</td>
<td>3850</td>
</tr>
<tr>
<td>1750</td>
<td></td>
</tr>
<tr>
<td>1860</td>
<td></td>
</tr>
<tr>
<td>4245</td>
<td></td>
</tr>
<tr>
<td>4550</td>
<td></td>
</tr>
<tr>
<td>5155</td>
<td></td>
</tr>
<tr>
<td>5451</td>
<td></td>
</tr>
<tr>
<td>5790</td>
<td></td>
</tr>
<tr>
<td>6177</td>
<td></td>
</tr>
</tbody>
</table>

The duration of each tone is equal to 0.5 seconds with an integer in the range $1 \leq j \leq 7$; is specified by bits 29-31 of CE Command Instruction Format. The interval between tones equals 0.5 seconds, and the interval between messages is at least 0.5 seconds.
NASA 1 Message Format

Without Voice
8.064 kbits/sec
or 124 μsec/bit

With Voice
40.330 kbits/sec
or 24.8 μsec/bit

160 bits = 19840 μsec

32 bits frame sync:
32 bits data
32 bits data
32 bits data
32 bits data

128 bit command word

800 bits = 19840 μsec

32 bits frame sync:
32 bits data
32 bits data
32 bits data
32 bits data

128 bit voice
128 bit voice
128 bit voice
128 bit voice
128 bit voice

ENCODED WAVEFORM IS GENERATED BY MULTIPLYING SQUAREWAVE SUB CARRIER DURING EACH BIT TIME BY +1 (NO CHANGE) FOR A LOGIC ONE OR BY -1 (180° INVERSION) FOR A LOGIC ZERO. 1 BIT TIME = PERIOD OF SQUAREWAVE

TYPICAL DATA

LOGIC → 1 1 1 0 1 0 0 1

ENCODING WAVEFORM

BIT TIME →

24.8 μsec - WITH VOICE
124 μsec - WITHOUT VOICE

Bit Time Interval = 1

FIGURE 2 - 7
NASA 3 Message Format

Address (1 half-bit) → Execute up to 3 tone bursts

Duration of Blank (i.e., no signal) = 0.5 sec. (constant)
Duration of Tone Burst = \( L \) sec, where \( L = 0.5, 1.0, 1.5, 2.0, 2.5, 3.0 \) or 3.5 sec (as specified in bits 19-21 of CE command instruction)

Address consists of 1 burst of
- One of 1025 Hz
- The following: 1097, 1174, 1262, 1352, 1497, 1549, 1750, 1860, 2028, 2090, 2300, 2320, 2340, 2621, 2650, 3220, 3300, 3480, 3490, 5155, 5401, 5710, 6177 Hz

Execute consists of up to 3 tone bursts of the following frequencies:
- 2000 Hz
- 2270 Hz
- 2650 Hz
- 3300 Hz
- 3480 Hz

Turn on, turn off, and selection of tone to be in controller function

FIGURE 2 - 9
NASA 4 (Figure 2-10)

Four-symbol pulse duration modulation: 75%, 50%, 25% and 0% (representing "sync", "one", "zero", and "blank", respectively). The subcarrier shall be a fixed tone in the 7000 to 11,024 Hz range. The (100%) pulse interval is defined as 72 subcarrier cycles. Each address word and each execute word is preceded by a "sync" pulse which is in turn preceded by a "blank" pulse. An additional "blank" and "sync" pulse is inserted at the end of transmission.

NASA 5 (Figure 2-11)

Two-tone (using two assigned frequencies in the 7 to 21 kHz band FSK modulated by the PCM-NRZ data. This modulated signal is 50% amplitude modulated by a sinusoidal bit synchronization signal having a period equal to one bit interval. The positive-going zero-crossing of this sync signal is specified to occur either at the beginning of each bit interval, or delayed relative to this point by either 1/4 or 1/2 of the bit interval, or delayed relative to this point by either 1/4 or 1/2 of the bit interval. Allowable bit rates (fixed for each recipient vehicle) in bits/sec: $2^i$ (i is an integer $3 \leq i \leq 10$) and $100^i$ (i an integer $1 \leq i \leq 12$).

Each transmission is initialized by a sequence of 13 (or more) "zeros" followed by a "one" and is terminated by a sequence of (at least) 20 zeros.

NASA 6 (Figure 2-12)

Square wave PSK subcarrier with coherent modulation by PCM-NRZ data. The subcarrier frequency is $2^i$Hz, with $i = 1$ to 12. The data rate is $2^j$Hz with $j = 0$ to 11. The subcarrier to data ratio is from 2 to 2048.

DOD 1 - 13 (Figure 2 - 13)

The three-tone FSK modulated by the PCM-NRZ data is either 1 kB/sec or 2 kB/sec. The three tones are 95 kHz ("one"), 76 kHz ("zero"), 65 kHz ("S"). The "S" or space symbol is used only when neither a "one" or a "zero" are available for transmission. The FSK signal is 50% AM modulated by a symmetric triangular wave having a period equal to two bit intervals. The positive-going zero-crossing of the triangular wave is delayed from the bit-transition point by 6/10th of a bit interval.

Each transmission is initialized by a 1-second interval of "S's" and "S's" are inserted between commands when no data is available.
**NASA 4 Message Format**

**Expanded Portion of Message**

- Each bit duration: 
- Bit time: 

**Address Word (8 bits)**

**Complete Message is as follows:**

| B | S | 8-bit Address Word | 8-bit Address Word (Repealed) | B | S | 8-bit Execute Word | 8-bit Execute Word (Repealed) | B | S |

Will contain either 2 or 4 zeros.

Will contain 4 zeros and 4 ones.

**Support:**

A. 4 Possible Symbols Transmitted

1. Blank - no signal
2. Sync - 54 cycles of sub carrier
3. One - 36 cycles of sub carrier
4. Zero - 18 cycles of sub carrier

B. Frequency of sub carrier fixed in range from 7000 to 11029 Hz

**Time Duration of Pulse and Blanks:**

Controlled by 19 ¾ registers in modulator.

**FIGURE 2 - 10'**
**NASA 5 Message Format**

**Complete NASA 5 Command Format**

<table>
<thead>
<tr>
<th>Installation</th>
<th>Message</th>
<th>Termination</th>
</tr>
</thead>
<tbody>
<tr>
<td>13 BRRS</td>
<td>18 0</td>
<td>20</td>
</tr>
</tbody>
</table>

Where $n$ is an integer $0 \leq n \leq 4$

But is fixed for any particular system

**Logic State Transmitted**

0 1 1 0 1 0 0 1 0 0 0 0

For 50% amplitude modulation, $A_2$ amplitude (modulation amplitude) $= 0.5$, $A_1$ amplitude (subcarrier amplitude)

**Modulator**

Output $A_1$, amplitude of carrier is fixed by modulation wave form

**Modulation Frequency**

One cycle of modulation frequency determines 1 bit time.

**Delay of Positive Going Zero Crossing of Modulating Frequency**

With respect to bit time may be 0 (continuous), $\frac{1}{4}$ bit time, or $\frac{1}{2}$ bit time. This will be fixed for any given vehicle (system).

**Modulation Frequencies Allowable (Fixed for Each Particular System)**

$2^2$ bits/sec, where $k$ is an integer $3 \leq k \leq 10$

And 1002 bits/sec where $k$ is an integer $1 \leq k \leq 12$

FIGURE 2 - 11
NASA 6
(GENERALIZED NASA 1)

In NASA 1 (Bi-Q-L), \( \frac{\text{Bit Time}}{\text{Period of Sub-Carrier}} = 2^8 - 1 \)

In NASA 6:
\[ 2^1 \leq \frac{\text{Bit Time}}{\text{Period of Sub-Carrier}} \leq 2^4 \quad (2048) \]

\[ 2^1 \leq \text{Frequency of Sub-Carrier (S)'wave) \leq 2^{12} \quad (4096 \text{ Hz}) \]

\[ 2^6 \leq \text{Frequency of Data Bits} \leq 2^8 \quad (2048 \text{ Hz}) \]

**FIGURE 2 - 12**
Sub Carrier 3 Frequencies

Logic States

Triangle Modulation Frequency
Either 1 kHz or 2 kHz

For 50% Amplitude Modulation, $A_2$ Amplitude = 0.5 $A_1$ Amplitude

Amplitude of Sub Carrier is Vary by the Triangle Modulation Frequency.

Modulated Output
Sum of Sub Carrier and Triangle Modulation Frequencies

Frequency of Sub Carrier Varies with Desired Logic State (3)

Space Frequency = 65 kHz
Zero Frequency = 76 kHz
One Frequency = 95 kHz

Figure 2 - 13

DOD 1-13
Generation
2.7.3 Acknowledgement Overdue Time

The worst case response time is 30 milliseconds. If all command-selected validations have not been returned within the response time, the message is retransmitted if the transmission counter is not zero. If zero, the failed validity check is so identified in the Command Channel Status Word.

2.8 Interface Specifications

The CE external interfaces are shown on the CE Test Configuration block diagram, Figure 2-14. Specifications for each interface are listed in the following:

2.8.1 Data Bus: A 16-bit tri-state bus with most significant bit (MSB) named MBD15- and least significant bit (LSB) MBD00-

- Logic "0" = 2 to 5 VDC
- Logic "1" = 0 to 0.8 VDC

2.8.2 Address Bus: A 16-bit tri-state bus with MSE named MBA15- and LSB named MBA00-

- Logic "0" = 2 to 5 VDC
- Logic "1" = 0 to 0.8 VDC

2.8.3 Control Bus: Consists of three control lines for Master Bus Request (MBREQ-), Master Bus Acknowledge (MBACK-), and Master Bus Write/Read (MBWRT-).

- Logic "0" = 2 to 5 VDC
- Logic "1" = 0 to 0.8 VDC

2.8.4 Encrypter Interface: Differential TTL-level line drivers and receivers are used on the seven encrypter interface signals. The interface cabling consists of seven twisted-pair lines with an overall shield. Output signals are 1-0-S data out and one clock. Input signals are 1-0-S data-in.

- Signal amplitude:
  - logic "0" = 0.0 volts ± 0.5 volts
  - logic "1" = 5.0 volts ± 1.0 volts

2.8.5 Digital Voice Modulator

The Command Encoder's digital voice interface consists of a serial input data port and a gated output clock for synchronization. When the modulator is set up for digital voice multiplexing, the 32 KHz square wave clock is enabled and sent out to the digital voice modulator. The leading edge is to be used by the modulator to update its output data and the trailing edge is used as a strobe within the Coding and Format Generation Unit's digital voice buffer (See Figure 2-15).
2.8.5 (Digital Voice Modulator, Continued)

**Digital Voice Data**

The Command Encoder will accept digital voice data over a twisted pair cable with the following characteristics:

- **AMPLITUDE**
  - Logic "0": 0.0 volts ± 0.5 volts
  - Logic "1": 5.0 volts ± 1.0 volts

- **RISE TIME**
  - less than 1usec.

**32 KHZ Clock**

The Command Encoder outputs a gated clock with the following characteristics:

![32 KHZ CLOCK](image)

**DATA IN**

**BUFFER STROBE TIME**

```
1 0 1 0 1 0 1 0
```

**FIGURE 2-15**

- **FREQUENCY**
  - 32.264 KHz ± 0.005%

- **AMPLITUDE**
  - Logic "0": 0.0 volts ± 0.5 volts
  - Logic "1": 5.0 volts ± 1.0 volts

- **DUTY CYCLE**
  - 50 percent ± 10 percent jitter

- **RISE TIME**
  - Less than 150 nanosec.

2.8.6 Payload Link Output

The payload link output shall be a modulated baseband to be used as the modulation for the orbiter to payload radio transmitter. Its characteristics are as follows:

- **Amplitude**: ±1.0 volts ±0.1 volts (R1 = 75)
- **Rise Time**: <1μs (for rectangular signals)
- **Frequency Range**: 100 to 95,000 Hz
1.0 COMMAND ENCODER MODULATOR, DIGITAL PORTION

The Modulator is designed to appropriately modulate a sub-carrier with the encoded data in accordance with the selected payload's input requirements.

1.1 Functional Block Diagrams

A functional block diagram of the Modulator is shown in Figure 1-1 and it identifies the major component areas. The P/S (parallel to serial) Converter is used in NASA modes 1, 2 and 6. It converts 16-bit parallel words loaded from the Data Buffer to serial data. The Data Buffer acts as a double buffer for the P/S Converter, thereby increasing the interrupt service window from 1 to 16 bit times (to approximately 396 μsec.)

The Sub-Carrier Synthesizer is responsible for the generation of the sub-carrier tone frequency. It is generated in a totally digital manner and is capable of generating tones in the range from 1 Hz to 95 KHz. The Fs Buffer acts as a double buffer for the Sub-Carrier Synthesizer. Its presence is dictated by the fact that in NASA 5 and DOD modes, sub-carrier frequency data must occur at the beginning of the bit interval. The Modulation Synthesizer operates in a similar manner to produce the modulation signal and also generates the bit timing signals. The Fm Buffer is the register which contains the value of the modulation frequency to be generated. Double buffering is not required since no change in the modulation frequency takes place during data transmission. The bit timing signals are developed by the M and N Counters. The M Counter determines the length of the tone burst of the sub-carrier synthesizer while the N Counter determines the bit length. The Counter Buffer double buffers data for the M and N Counters. Due to the use of low-power logic and its associated timing problems, a four phase clock is derived from the 222 Hz oscillator. The contents of the Control Register define the mode of operation in which the modulator is to run. The Vector Generator, Bus Timing and Control Logic and 3:8 Decoder form a part of the RP-16 Microprocessor (μP) interface. The Bus Hung Detector, Power Up Detector and Interval Timer are physically located on one of the modulator logic cards but are not necessary for modulator operation. Their functions will be described in more detail in a later section.

1.2 Modulator Output Specifications

The Command Encoder Digital Modulator possesses the following performance specifications:

- **Sub-Carrier Synthesizer**
  - Range: 1 Hz to 95 KHz
  - Accuracy: ±0.005%
  - Resolution: 1 Hz
  - Total Harmonic Distortion: ≤5%
1.2 (Modulator Output Specifications, Continued)

Modulation Synthesizer
- Range: 1 Hz to 65,535 Hz
- Accuracy: ±.005%
- Resolution: 1 Hz
- Phase Shift: 0 to 7/8 cycle in DOD mode, 0 to 15/16 in NASA modes
- Phase Resolution: 1/8 cycle in DOD mode, 1/16 cycle in NASA modes
- Waveforms: Sine or Triangle

Modulation Feedthrough
- at least 26 db below sub-carrier

Modulation Shift Time
- less than 1 sec.

1.3 Detailed Block Diagrams and Register Formats

Reference should be made to Figures 1-2 & 1-6 for the discussion. Figure 1-2 is a block diagram of the digital portion of the modulator in slightly more detail than Figure 1-1. Figure 1-6 defines the data formats followed by the µP when communicating with the modulator.

1.3.1 Data Buffer

The Data Buffer is a sixteen (16) bit register loadable from the µP which serves as a double buffer for the Parallel to Serial Converter. The most significant bit (MSB) is defined as bit 15 while the least significant bit (LSB) has been assigned to bit 0.

1.3.2 Parallel to Serial Converter

The P/S Converter is loaded sixteen bits at a time from the Data Buffer as a function of the value of the N Counter going to zero. It shifts the data one bit at a time to form a serial stream. When transmitting serial data, the MSB (bit 15) is sent first. The P/S Converter is used in modes, NASA 1, NASA 2 and NASA 6.

1.3.3 Sub-Carrier Synthesizer

Fs Buffer

The Fs Buffer is a sixteen Bit register, the contents of which specify the frequency of the sub-carrier synthesizer. In all modulation modes with the exception of DOD, the MSB is stored in bit 15 with the LSB in bit 0. In DOD mode, the MSB is stored in bit 0, the LSB in bit 1, the (LSB + 1) in bit 2 and so forth until finally the (MSB - 1) is stored in bit 15. The Fs Buffer serves as a double buffer for the Fs Register and as such is loadable by the µP.
FIGURE 1-2, Sheet 1 of 2
Figure 1-2, Sheet 2 of 2
1.3.3 (Sub-Carrier Synthesizer, Continued)

**Fs Buffer in NASA 1 Mode with Voice**

In NASA 1, the sub-carrier synthesizer is used to generate the clock for the voice interface. In order for the clock to be exactly 4/5 of the 40.330 KHz necessary for proper voice data synchronization, it was necessary to increase the sub-carrier synthesizer clock by a factor of 2 to $2^{21}$ Hz. Therefore, when in the NASA 1 mode with voice, the frequency specified by the Fs buffer should be one-half the desired frequency value.

**Fs Register**

The Fs Register should not be confused with the Fs Buffer. The Fs Register is a seventeen (17) bit register loaded in parallel from the Fs Buffer. It is possible to load this 17 bit register from a 16 bit buffer once one observes that all DOD frequencies are even (LSB = 0) and all NASA frequencies are lower than 65 KHz (MSB = 0). Hence, in DOD mode, bit 0 of the Fs Register is set to 0 while bit 0 of the Fs Buffer becomes the seventeenth bit of the Fs Register.

**Gs Register**

The Gs Register is a twenty (20) bit register which forms a part of the sub-carrier modulator. The register is loaded in parallel with the twenty outputs of the sub-carrier synthesizer adder. The most significant nine (9) bits of this register form the address for the sub-carrier SINE PROM.

**Sub-Carrier Adder**

The Sub-Carrier Adder is a 20 bit, full binary adder. The contents of the Fs Register are added to the contents of the Gs Register and the resultant SUM is returned to the Gs Register.

**Sub-Carrier Sine PROM**

The Sub-Carrier Sine PROM is organized 512 words by 8 bits. The contents of this PROM represent 512 amplitude samples of a SINE wave traveling through 360°. To implement a 512 word by 8-bit memory, four 256 x 4 PROM chips are required.
1.3.3 (Sub-Carrier Synthesizer, Continued)

Figure 1-3 depicts the configuration:

```
<table>
<thead>
<tr>
<th>bit</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>word</td>
<td>H4</td>
<td>B2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>127</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>511</td>
<td>B3</td>
<td>H3</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**FIGURE 1-3**

The contents of each of these four PROM's is given in Tables 1, 2, 3 and 4. The notation used in Tables 1 through 4 is hexadecimal.

1.3.4 Modulation Synthesizer

**FM Register**

The FM Register is a sixteen bit register loadable by the μP. The MSB is defined as being bit 15 and the LSB has been assigned to bit 0. The contents of this register specify the frequency of the modulation waveform.

**TABLE 1**

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>00000000</td>
<td>0' 0' 0' 0' 0' 0' 0' 0'</td>
</tr>
<tr>
<td>00000001</td>
<td>0' 0' 1' 1' 1' 1' 1' 1'</td>
</tr>
<tr>
<td>00000010</td>
<td>1' 1' 1' 1' 1' 2' 2' 2'</td>
</tr>
<tr>
<td>00000011</td>
<td>2' 2' 2' 2' 2' 2' 2' 2'</td>
</tr>
<tr>
<td>00000100</td>
<td>3' 3' 3' 3' 3' 3' 3' 3'</td>
</tr>
<tr>
<td>00000101</td>
<td>3' 3' 3' 4' 4' 4' 4' 4'</td>
</tr>
<tr>
<td>00000110</td>
<td>4' 4' 4' 4' 4' 4' 4' 4'</td>
</tr>
<tr>
<td>00000111</td>
<td>5' 5' 5' 5' 5' 5' 5' 5'</td>
</tr>
<tr>
<td>00001000</td>
<td>5' 5' 5' 5' 5' 5' 5' 6'</td>
</tr>
<tr>
<td>00001001</td>
<td>6' 6' 6' 6' 6' 6' 6' 6'</td>
</tr>
<tr>
<td>00001010</td>
<td>6' 6' 6' 6' 6' 6' 6' 6'</td>
</tr>
<tr>
<td>00001011</td>
<td>7' 7' 7' 7' 7' 7' 7' 7'</td>
</tr>
<tr>
<td>00010000</td>
<td>7' 7' 7' 7' 7' 7' 7' 7'</td>
</tr>
<tr>
<td>00010001</td>
<td>7' 7' 7' 7' 7' 7' 7' 7'</td>
</tr>
<tr>
<td>00010010</td>
<td>7' 7' 7' 7' 7' 7' 7' 7'</td>
</tr>
<tr>
<td>00010011</td>
<td>7' 7' 7' 7' 7' 7' 7' 7'</td>
</tr>
<tr>
<td>00010100</td>
<td>7' 7' 7' 7' 7' 7' 7' 7'</td>
</tr>
<tr>
<td>00010101</td>
<td>7' 7' 7' 7' 7' 7' 7' 7'</td>
</tr>
<tr>
<td>00010110</td>
<td>7' 7' 7' 7' 7' 7' 7' 7'</td>
</tr>
<tr>
<td>00010111</td>
<td>7' 7' 7' 7' 7' 7' 7' 7'</td>
</tr>
<tr>
<td>00011000</td>
<td>7' 7' 7' 7' 7' 7' 7' 7'</td>
</tr>
<tr>
<td>00011001</td>
<td>7' 7' 7' 7' 7' 7' 7' 7'</td>
</tr>
<tr>
<td>00011010</td>
<td>7' 7' 7' 7' 7' 7' 7' 7'</td>
</tr>
<tr>
<td>00011011</td>
<td>7' 7' 7' 7' 7' 7' 7' 7'</td>
</tr>
<tr>
<td>00011100</td>
<td>7' 7' 7' 7' 7' 7' 7' 7'</td>
</tr>
<tr>
<td>00011101</td>
<td>7' 7' 7' 7' 7' 7' 7' 7'</td>
</tr>
<tr>
<td>00011110</td>
<td>7' 7' 7' 7' 7' 7' 7' 7'</td>
</tr>
<tr>
<td>00011111</td>
<td>7' 7' 7' 7' 7' 7' 7' 7'</td>
</tr>
</tbody>
</table>

2-45
### Table 1, Continued

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>ØAØ</td>
<td>7' 7' 7' 7' 7' 7' 7' 7'</td>
</tr>
<tr>
<td>ØA8</td>
<td>7' 6' 6' 6' 6' 6' 6' 6'</td>
</tr>
<tr>
<td>ØBØ</td>
<td>6' 6' 6' 6' 6' 6' 6' 6'</td>
</tr>
<tr>
<td>ØB8</td>
<td>6' 6' 5' 5' 5' 5' 5' 5'</td>
</tr>
<tr>
<td>ØCØ</td>
<td>5' 5' 5' 5' 5' 5' 5' 5'</td>
</tr>
<tr>
<td>ØC8</td>
<td>5' 4' 4' 4' 4' 4' 4' 4'</td>
</tr>
<tr>
<td>ØDØ</td>
<td>4' 4' 4' 4' 4' 4' 4' 4'</td>
</tr>
<tr>
<td>ØD8</td>
<td>3' 3' 3' 3' 3' 3' 3' 3'</td>
</tr>
<tr>
<td>ØEØ</td>
<td>3' 2' 2' 2' 2' 2' 2' 2'</td>
</tr>
<tr>
<td>ØE8</td>
<td>2' 2' 2' 2' 1' 1' 1' 1'</td>
</tr>
<tr>
<td>ØFØ</td>
<td>1' 1' 1' 1' 1' 1' 1' 0'</td>
</tr>
<tr>
<td>ØF8</td>
<td>Ø' Ø' Ø' Ø' Ø' Ø' Ø' Ø'</td>
</tr>
<tr>
<td>FIN</td>
<td></td>
</tr>
</tbody>
</table>

CE-08 Location G4  
CE-06 Location H4

### Table 2

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>ØØØ</td>
<td>Ø' 2' 3' 5' 6' 8' 9' B'</td>
</tr>
<tr>
<td>ØØ8</td>
<td>C' E' Ø' 1' 3' 4' 6' 7'</td>
</tr>
<tr>
<td>Ø1Ø</td>
<td>9' A' C' D' F' Ø' 2' 3'</td>
</tr>
<tr>
<td>Ø18</td>
<td>5' 6' 8' 9' B' C' E' F'</td>
</tr>
<tr>
<td>Ø2Ø</td>
<td>1' 2' 3' 5' 6' 8' 9' A'</td>
</tr>
<tr>
<td>Ø28</td>
<td>C' D' F' Ø' 1' 3' 4' 5'</td>
</tr>
<tr>
<td>Ø3Ø</td>
<td>7' 8' 9' A' C' D' E' F'</td>
</tr>
<tr>
<td>Ø3Ø</td>
<td>1' 2' 3' 4' 5' 6' 8' 9'</td>
</tr>
<tr>
<td>Ø4Ø</td>
<td>A' B' C' D' E' F' Ø' 1'</td>
</tr>
<tr>
<td>Ø48</td>
<td>2' 3' 4' 5' 6' 7' 8' 9'</td>
</tr>
<tr>
<td>Ø5Ø</td>
<td>A' A' B' C' D' E' F' Ø'</td>
</tr>
<tr>
<td>Ø58</td>
<td>Ø' 1' 1' 2' 3' 3' 4' 5'</td>
</tr>
<tr>
<td>Ø6Ø</td>
<td>5' 6' 6' 7' 8' 8' 9' 9'</td>
</tr>
<tr>
<td>Ø68</td>
<td>A' A' A' B' B' C' C' C'</td>
</tr>
<tr>
<td>Ø7Ø</td>
<td>D' D' D' D' E' E' E' E'</td>
</tr>
<tr>
<td>Ø78</td>
<td>E' F' F' F' F' F' F' F'</td>
</tr>
<tr>
<td>Ø8Ø</td>
<td>F' F' F' F' F' F' F' F'</td>
</tr>
<tr>
<td>Ø88</td>
<td>E' E' E' E' E' E' D' D'</td>
</tr>
<tr>
<td>Ø9Ø</td>
<td>D' C' C' C' B' B' A' A'</td>
</tr>
<tr>
<td>Ø9Ø</td>
<td>A' 9' 9' 8' 8' 7' 6' 6'</td>
</tr>
<tr>
<td>ØAØ</td>
<td>5' 5' 4' 3' 3' 2' 1' 1'</td>
</tr>
<tr>
<td>ØA8</td>
<td>Ø' F' F' E' D' C' B' A'</td>
</tr>
<tr>
<td>ØBØ</td>
<td>A' 9' 8' 7' 6' 5' 4' 3'</td>
</tr>
<tr>
<td>ØB8</td>
<td>2' 1' Ø' F' E' D' C' B'</td>
</tr>
<tr>
<td>ØCØ</td>
<td>A' 9' 8' 6' 5' 4' 3' 2'</td>
</tr>
<tr>
<td>ØC8</td>
<td>1' F' E' D' C' A' 9' 8'</td>
</tr>
<tr>
<td>ØDØ</td>
<td>7' 5' 4' 3' 1' Ø' F' D'</td>
</tr>
<tr>
<td>ØD8</td>
<td>C' A' 9' 8' 6' 5' 3' 2'</td>
</tr>
</tbody>
</table>
(Table 2, Continued)

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>$E8</td>
<td>1' F' E' C' B' 9' 8' 6'</td>
</tr>
<tr>
<td>$E6</td>
<td>5' 3' 2' Ø' F' D' C' A'</td>
</tr>
<tr>
<td>$F8</td>
<td>9' 7' 6' 4' 3' 1' Ø' E'</td>
</tr>
<tr>
<td>$F6</td>
<td>C' B' 9' 8' 6' 5' 3' 1'</td>
</tr>
</tbody>
</table>

CE-08 Location A6  
CE-06 Location B2

---

**TABLE 3**

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>$E3</td>
<td>F' F' F' F' F' F' F' F'</td>
</tr>
<tr>
<td>$E5</td>
<td>F' F' F' E' E' E' E' E'</td>
</tr>
<tr>
<td>$E0</td>
<td>E' E' E' E' E' E' E' D'</td>
</tr>
<tr>
<td>$E6</td>
<td>D' D' D' D' D' D' D' D'</td>
</tr>
<tr>
<td>$E2</td>
<td>C' C' C' C' C' C' C' C'</td>
</tr>
<tr>
<td>$E8</td>
<td>C' C' C' C' B' B' B' B'</td>
</tr>
<tr>
<td>$F3</td>
<td>B' 3' B' B' B' B' B' B'</td>
</tr>
<tr>
<td>$F8</td>
<td>A' A' A' A' A' A' A' A'</td>
</tr>
<tr>
<td>$F5</td>
<td>A' A' A' A' A' A' A' A'</td>
</tr>
<tr>
<td>$E5</td>
<td>9' 9' 9' 9' 9' 9' 9' 9'</td>
</tr>
<tr>
<td>$E0</td>
<td>9' 9' 9' 9' 9' 9' 9' 9'</td>
</tr>
<tr>
<td>$E6</td>
<td>8' 8' 8' 8' 8' 8' 8' 8'</td>
</tr>
<tr>
<td>$E3</td>
<td>8' 8' 8' 8' 8' 8' 8' 8'</td>
</tr>
<tr>
<td>$E8</td>
<td>8' 8' 8' 8' 8' 8' 8' 8'</td>
</tr>
<tr>
<td>$F3</td>
<td>5' 5' 5' 5' 5' 5' 5' 5'</td>
</tr>
<tr>
<td>$F8</td>
<td>5' 5' 5' 5' 5' 5' 5' 5'</td>
</tr>
<tr>
<td>$F5</td>
<td>8' 8' 8' 8' 8' 8' 8' 8'</td>
</tr>
<tr>
<td>$F3</td>
<td>8' 8' 8' 8' 8' 8' 8' 8'</td>
</tr>
<tr>
<td>$F8</td>
<td>8' 8' 8' 8' 8' 8' 8' 8'</td>
</tr>
<tr>
<td>$F5</td>
<td>9' 9' 9' 9' 9' 9' 9' 9'</td>
</tr>
<tr>
<td>$F3</td>
<td>9' 9' 9' 9' 9' 9' 9' 9'</td>
</tr>
<tr>
<td>$F8</td>
<td>9' 9' 9' 9' 9' 9' 9' 9'</td>
</tr>
<tr>
<td>$F5</td>
<td>9' 9' 9' 9' 9' 9' 9' 9'</td>
</tr>
<tr>
<td>$F3</td>
<td>9' 9' 9' 9' 9' 9' 9' 9'</td>
</tr>
<tr>
<td>$F8</td>
<td>9' 9' 9' 9' 9' 9' 9' 9'</td>
</tr>
<tr>
<td>$F5</td>
<td>9' 9' 9' 9' 9' 9' 9' 9'</td>
</tr>
<tr>
<td>$F3</td>
<td>9' 9' 9' 9' 9' 9' 9' 9'</td>
</tr>
<tr>
<td>$F8</td>
<td>9' 9' 9' 9' 9' 9' 9' 9'</td>
</tr>
<tr>
<td>$F5</td>
<td>9' 9' 9' 9' 9' 9' 9' 9'</td>
</tr>
<tr>
<td>$F3</td>
<td>9' 9' 9' 9' 9' 9' 9' 9'</td>
</tr>
<tr>
<td>$F8</td>
<td>9' 9' 9' 9' 9' 9' 9' 9'</td>
</tr>
<tr>
<td>$F5</td>
<td>9' 9' 9' 9' 9' 9' 9' 9'</td>
</tr>
<tr>
<td>$F3</td>
<td>9' 9' 9' 9' 9' 9' 9' 9'</td>
</tr>
<tr>
<td>$F8</td>
<td>9' 9' 9' 9' 9' 9' 9' 9'</td>
</tr>
</tbody>
</table>

CE-08 Location A5  
CE-06 Location B3

---

*ORIGINAL PAGE IS OF POOR QUALITY*
### TABLE 4

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>320 F</td>
<td>E D B A 8 7 5</td>
</tr>
<tr>
<td>028 4</td>
<td>2 0 F D C A 9</td>
</tr>
<tr>
<td>010 7</td>
<td>6 4 3 1 0 E D</td>
</tr>
<tr>
<td>018 B</td>
<td>A 8 7 5 4 2 1</td>
</tr>
<tr>
<td>320 F</td>
<td>E D B A 8 7 6</td>
</tr>
<tr>
<td>026 4</td>
<td>3 1 0 F D C B</td>
</tr>
<tr>
<td>033 9</td>
<td>8 7 6 4 3 2 1</td>
</tr>
<tr>
<td>038 F</td>
<td>E D C B A 8 7</td>
</tr>
<tr>
<td>040 6</td>
<td>5 4 3 2 1 0 F</td>
</tr>
<tr>
<td>048 E</td>
<td>D C B A 9 8 7</td>
</tr>
<tr>
<td>050 6</td>
<td>6 5 4 3 2 1 1</td>
</tr>
<tr>
<td>058 0</td>
<td>F F E D D C B</td>
</tr>
<tr>
<td>36 B</td>
<td>A A 9 8 8 7 7</td>
</tr>
<tr>
<td>06 F</td>
<td>6 6 6 5 4 4 4</td>
</tr>
<tr>
<td>072 3</td>
<td>3 3 3 2 2 2 2</td>
</tr>
<tr>
<td>078 2</td>
<td>1 1 1 1 1 1 1</td>
</tr>
<tr>
<td>078 1</td>
<td>1 1 1 1 1 1 1</td>
</tr>
<tr>
<td>082 2</td>
<td>2 2 2 2 3 3 3</td>
</tr>
<tr>
<td>096 3</td>
<td>4 4 4 5 5 6 6</td>
</tr>
<tr>
<td>096 6</td>
<td>7 7 8 8 9 A A</td>
</tr>
<tr>
<td>3A8 b</td>
<td>B C D E F F</td>
</tr>
<tr>
<td>3A8 2</td>
<td>1 1 2 3 4 5 6</td>
</tr>
<tr>
<td>3A8 4</td>
<td>7 8 9 A B C D</td>
</tr>
<tr>
<td>3A8 6</td>
<td>E F 2 1 2 3 4 5</td>
</tr>
<tr>
<td>0C9 6</td>
<td>7 5 A 5 C D E</td>
</tr>
<tr>
<td>3C8 F</td>
<td>1 2 3 4 6 7 8</td>
</tr>
<tr>
<td>2C5 9</td>
<td>8 A B D E</td>
</tr>
<tr>
<td>2D5 4</td>
<td>6 7 8 A B D E</td>
</tr>
<tr>
<td>2E2 F</td>
<td>1 2 3 4 5 7 8 A</td>
</tr>
<tr>
<td>2E5 B</td>
<td>D E 0 1 3 4 6</td>
</tr>
<tr>
<td>5F2 7</td>
<td>F A C D F 0 2</td>
</tr>
<tr>
<td>JF8 4</td>
<td>5 7 8 A B D F</td>
</tr>
<tr>
<td>FIN</td>
<td></td>
</tr>
</tbody>
</table>

CE-08 Location G5  
CE-06 Location H3

1.3.4 **(Modulation Synthesizer, Continued)**

**$\Phi_M$ Register**

The $\Phi_M$ Register is a sixteen bit register which forms a part of the modulation synthesizer. This register is loaded in parallel with data from the sixteen outputs of the modulation synthesizer adder. The most significant five (5) bits of the $\Phi_M$ Register form a part of the modulation synthesizer Sine PROM.
1.3.4 (Modulation Synthesizer, Continued)

**Ω₉ Counter**

The Ω₉ Counter is a four (4) bit binary counter whose outputs form the most significant four bits of address of the modulation synthesizer Sine PROM. This counter also handles the phase shift requirement of the modulation waveform. The counter is incremented by the carry overflow from the modulation synthesizer adder.

**Ω₈ Counter**

The Ω₈ Counter is a four bit binary counter whose task is to define the length of the bit interval. This counter is also incremented by the carry overflow from the modulation synthesizer adder.

**Modulation Synthesizer Adder**

The Modulation Synthesizer Adder is a sixteen (16) bit full binary adder. The contents of the Ω₉ Register and the Ω₈ Register are summed and the result is stored in the Ω₉ Register. The "carry out" of the adder is used to increment the Ω₈ Counter and the Ω₉ Counter.

**Modulation Sine PROM**

The Modulation Sine PROM is organized 512 words by 8 bits. The contents of the PROM represent 512 samples of a Sine wave traveling through 360°. The configuration of the Modulation Synthesizer SINE PROM is similar to that used for the Sub-Carrier. Figure 1-4 shows this configuration:

```
<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>127</td>
<td>128</td>
<td>511</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>G4</td>
<td>A6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A5</td>
<td>G5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**FIGURE 1-4**

The hexadecimal values of each of these PROM's is given in Tables 1, 2, 3 and 4.

**Modulation Synthesizer 2:1 Multiplexer**

In NASA modes 2, 3, 4 and 5, the function of the modulation synthesizer is to generate a Sine wave. In modes DOD 1-13, the modulation synthesizer must generate a triangular waveform. The 2:1 Multiplexer sends either the output of the PROM or the output from the Exclusive-OR triangle generator gates to the analog logic.
1.3.4 Modulation Synthesizer, Continued

Modulation Synthesizer Exclusive-OR Gates

These Exclusive-OR gates modify the Modulation Synthesizer Sine PROM address to form the DOD triangular waveform per the following algorithm:

- If address bits 7 and 8 are equal to 0 (0° - 90°), do not modify address bits 0 through 8.
- If address bit 7 is equal to 1 and bit 8 is equal to 0 (90° - 180°), complement bits 0 through 7. Do not modify bit 8.
- If address bit 7 is equal to 0 and bit 8 is equal to 1 (180° - 270°), complement bits 0 through 7. Do not modify bit 8.
- If address bits 7 and 8 are equal to 1 (270° - 360°), do not modify address bits 0 through 8.

This algorithm when followed will result in a waveform similar to that drawn in Figure 1-5.

Counter Buffer

The Counter Buffer is a sixteen (16) bit register loadable by the μP. It double buffers data for the M and N Counters. Bits 0 through 7 have been assigned for the storage of M Counter data with bit 0 the LSB and bit 7 the MSB. Bit 8 has been assigned the LSB of the N Counter data with bit 15 the MSB.

M Counter

The M Counter is an eight (8) bit binary counter which is loaded from bits 0 through 7 of the Counter Buffer. Its purpose is to regulate the amount of time the sub-carrier synthesizer is allowed to operate. If the value of the M Counter is not equal to zero, then the sub-carrier synthesizer is free to run. This counter is incremented at the end of every bit interval.

N Counter

The N Counter is an eight (8) bit binary counter which is loaded from bits 8 through 15 of the Counter Buffer. The value of the N Counter is the number of bit intervals the modulation synthesizer is allowed to run.

1.3.5 Control Register

The control register is a sixteen (16) bit register loadable by the μP. The contents of this register defines what action the modulator is to perform. Reference should be made to Figure 1-6 for this discussion.
Plot of Triangular Waveform Algorithm
| Octal Address | Function                  | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|--------------|---------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 176100       | Load Control Register     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 176101       | Load F3 Buffer            |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 176102       | Load FM Register          |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 176103       | Load Counter Buffer       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 176104       | Load Data Buffer          |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 176105       | Load & Start/Stop Interval Timer | |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 176106       | Programmable Single Step Clock | |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 176107       | Programmable Modulator Clear | |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 176100-176107| Read PROM Address Register |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |

Figure 1-6
Modulator Register Addresses

Data Formats
1.3.5 (Control Register, Continued)

bits 15, 14, 13, 12, 11 and 10 define what modulation mode is to be followed. Only one mode may be selected at any one time.

bits 9, 8, 7 and 6 control the phase shift of the modulation synthesizer waveform. The amount of phase shift may be determined per Figures 1-7 and 1-8.

<table>
<thead>
<tr>
<th>CONTROL REGISTER BIT</th>
<th>AMOUNT OF PHASE SHIFT REQUIRED</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 9</td>
<td>Bit 8</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

FIGURE 1-7
Phase Shift of the Modulation Synthesizer in NASA Mode 5

<table>
<thead>
<tr>
<th>CONTROL REGISTER BIT</th>
<th>AMOUNT OF PHASE SHIFT REQUIRED</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 9</td>
<td>Bit 8</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

FIGURE 1-8
Phase Shift of the Modulation Synthesizer in DOD Modes 1 through 13
1.3.5 (Control Register, Continued)

bits 8, 7, and 6 control the phase shift of the modulation synthesizer waveform. The amount of phase shift may be determined per Figure 1-5.

bit 5 is the "RUN" bit. If set, the four-phase clock to the synthesizers is enabled. If it is desired to stop the modulator, this bit should be reset (set to "0"). The modulator will complete the processing of any partially completed data and then stop.

bit 4 if set (equal to a logic 1) will enable modulator data service interrupt requests. If this bit is reset, all modulator data service interrupts to the Command Encoder µP will be inhibited.

bit 3 if set will enable the modulator error interrupt to be sent to the µP. If reset, the error interrupt will be inhibited. Receipt of this interrupt is an indication that the "activity detector" monitoring the analog output of the modulator has sensed an error.

bit 2 is the maintenance or test bit. If set, the 222 Hz oscillator is multiplexed off and a programmable single step clock is enabled. The bit should only be set when maintenance testing is desired.

bit 1 is the PAUSE bit. This bit normally is only used in the NASA 5 mode. If set, the digital portion of the modulator continues to run, but the cross-link output is forced to zero volts. The use of this bit permits the modulator to continue to generate data interrupts to the µP to maintain bit intervals. The modulator will enter or exit the PAUSE mode only at the start of a bit interval.

bit 0 if set (equal to logic "1") enables the 32 KHz clock used in the Voice Interface. This bit should be set only if NASA 1 mode with voice has been selected.

1.4 Microprocessor Interface

The modulator interface to the Command Encoder RP-16 Microprocessor (µP) is composed of the following parts:

1.4.1 Bus Timing and Control

The Bus Timing and Control Logic is composed of the necessary circuitry to interface with the µP Bus Control signals; CBRQS-, CBACK-, and CBWRT-. CBRQS- is the µP bus "request" signal; CBACK- is generated by the modulator and is the µP bus "acknowledge" signal; and CBWRT- is the µP bus "write" signal indicating whether the current request cycle is a "read" or "write".
1.4.1 (Bus Timing and Control, Continued)

3:8 Decoder

The 3:8 Decoder combined with the Bus Timing and Control Logic decodes the μP address bus to determine which function code is being selected. Figure 1-6 lists the octal addresses of each function decode. Note that all the function codes with the sole exception of the READ PROM ADDRESS REGISTER is a μP "write" operation. The modulator will respond to a bus request to "read" if any of the addresses assigned to the modulator are active. In each case, this "read" will gate onto the μP data bus the eight least significant bits of both the Sub-Carrier and Modulation Synthesizer PROM address registers. This latter feature is most often used in the Maintenance mode. Three of the "write" function decodes deserve special attention. Reference the following sections.

Function Decode

Load and START/STOP Interval Timer.

If the μP performs a "write" request to octal address 176105 and if μP Data Bus Bit 15 is a "1", then a 16-bit binary counter is loaded from the μP bus with the contents specified by μP Data Bus Bits 0 through 14. The counter LSB is preset to 0 by logic. Reference Figure 1-6. This also enables a 220 Hz clock to begin clocking a binary counter. The counter continues to decrement until the underflow condition exists whereupon an interrupt to the μP is generated. If at any time during the counting process if the μP performs a "write" request to octal address 176105 and μP Data Bit 15 is equal to "0", then the counter is cleared, the interval timer interrupt is masked and the counter clock is disabled.

The maximum interval which may be set is 62.5 msec.

Programmable Single Step Clock

In the maintenance mode, the 222 Hz oscillator is disabled. Each time this function code is executed, it represents one cycle of the 222 Hz clock.

Programmable Modulator Clear

This function code, when executed, will initialize the Modulator in a similar manner as the Master Clear (MSTCL-) signal on the μP bus with the exception that the four-phase clock circuitry is not re-initialized.

1.4.2 Interrupt Logic

The modulator has three separate interrupt lines going to the Priority Interrupt Network (PIN). Reference the following sections. Note: the order of the subsequent sub-paragraphs is not intended to dictate the level of interrupts as seen by the PIN.
1.4.2 (Interrupt Logic, Continued)

Modulator Interrupt Request Number 1

This interrupt is generated if either the modulator is requesting data or if the "activity detector" on the cross-link output has sensed an error. Separate mask functions (see Figure 1-6) permit the disabling of either or both conditions. When the µP responds with the interrupt acknowledge pulse, the modulator will vector the program to the appropriate service subroutine. The interrupt vector trap addresses are defined in Figure 1-9.

<table>
<thead>
<tr>
<th>Reason for Interrupt</th>
<th>Least Significant 3 vector address bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>data service</td>
<td>CBA02 CBA01 CBA00</td>
</tr>
<tr>
<td>activity detector error</td>
<td>0 0 1</td>
</tr>
<tr>
<td>0</td>
<td>0 0 1</td>
</tr>
<tr>
<td>1</td>
<td>0 0 0</td>
</tr>
<tr>
<td>1</td>
<td>1 0 0</td>
</tr>
</tbody>
</table>

FIGURE 1-9

Notes:
1. An "activity detector error" takes priority over a data service request.
2. The modulator only supplies the three (3) least significant address bits. The remainder are supplied by the Priority Interrupt Network.

Modulator Interrupt Request Number 2

This interrupt is generated by the interval timer. Since it is a dedicated interrupt, no extra vectoring logic is necessary. The trap address will be assigned by the PIN.

Modulator Interrupt Request Number 3

This interrupt is generated by the Hung Bus Detector. Since it is a dedicated interrupt, no extra vectoring logic is necessary. The trap address will be assigned by the PIN.
1.4.3 Hung Bus Detector

A "Hung Bus" condition exists whenever the μP issues a bus request (CBRQS) and a peripheral (or memory) does not issue a bus acknowledge (CBACK). If the acknowledge is not issued the μP effectively would remain in a loop forever. The Hung Bus Detector will detect the condition and release the μP by issuing a CBACK. In order to inform the μP that such an event has occurred, a LED on the Command Encoder front panel will be lit and an interrupt to the μP will be generated. The detector will allow an unanswered CBRQS for approximately 16 μsec. before taking action. The LED may be extinguished either by issuance of the modulator programmed clear function or by the μP bus Master Clear.

1.4.4 Power Status Change Detector

A circuit to detect that the plus five (+5) volt power supply has been turned ON has been included. If the +5 volt supply is initially OFF and then turned ON, a LED on the Command Encoder front panel will be lit. This LED may be extinguished only by the μP bus Master Clear signal.

1.4.5 Four-Phase Clock

Extensive use of low-power logic has necessitated the use of a four-phase clock. The outputs of the clock generator are shown in Figure 1-10.

1.5 Hardware State Following a Microprocessor Master Clear

If the μP bus signal MSTCL- (Master Clear) is activated, the modulator will assume the following state.

a. The Control Register will be cleared (all bits set to "0")

b. The Power Status Change Detector will be reset.

c. The Interval Timer will be reset and halted.

d. The Hung Bus Detector will be reset.

e. The $s$ Register will be reset.

f. The $\emptyset_M$ Counter, $\emptyset_M$ Register and $\emptyset_S$ Counter will be reset.

g. The Counter Buffer and M and N Counters will be reset.

h. The Four-Phase Clock will be cleared and re-enabled.

1.6 Software Considerations

The following series of flowcharts (Figures 1-11 through 1-17) are intended to be a rough outline of the modulator software driver requirements.

1.7 Built-In Test Equipment (BITE)

Two special features were added to the modulator design to facilitate the logic checkout and to support on-site maintenance. This first feature is a programmable single step clock. By setting the Maintenance bit in the Control Register, the free running $2^{22}$ Hz. oscillator is gated off. Every time the programmable single step clock function code is executed, it represents one cycle of the $2^{22}$ Hz. clock. The second special feature is the ability to interrogate the eight (8) least significant bits of both the sub-carrier and modulation synthesizer PROM address registers. The format of both these codes is shown in Figure 1-6.
Figure 1-10

Four-Phase Clock Timing
NASAI

Load Control Register

Voice Mode

Set Sub-Carrier Synthesizer to 16132 KHz

Set Modulation Synthesizer to 8066 KHz

Set Modulation Synthesizer to 40.330 KHz

Load Data Buffer

Voice?

Load Counter Buffer M=N=16

Load Control Reg = 0

Load Control Reg = 1

EXIT
NASA 2

Load Control Register

Set Sub-Carrier Synthesizer to 2 kHz

Set Modulation Synthesizer 1 kHz

Load Data Buffer

Load Counter Buffer

Load Control Register

EXIT
Load Control Register

Set Sub-Carrier Synthesizer To Proper Frequency

Set Modulation Synthesizer To Same Frequency as Sub-Carrier

Load Counter Buffer
\[ N = 72 \]
\[ M = 0, 18, 36, 54 \]

Load Control Register

EXIT

\[ 7000 \text{ Hz} < \text{Freq} < 11024 \text{ Hz} \]

\[ M = 0 = \text{blank} \]
\[ = 18 = \text{logic 0} \]
\[ = 36 = \text{logic 1} \]
\[ = 54 = \text{Synch code} \]
NASA-3

Load Control Register

Set Modulation Synthesizer To Proper Freq.

Set Sub-Carrier Synthesizer To Proper Freq.

Load Country Buffer

Load Control Register

EXIT

proper freq. are $2^i$ bits/sec $3 \leq i \leq 10$

100j bits/sec $1 \leq j \leq 12$

Tone $f_1 = \log_{10} 0.7$

Tone $f_2 = \log_{10} 1.3$ $7\text{kHz} \leq f_1$ and $f_2 \leq 21\text{kHz}$

*Original page is of poor quality.*
NASA 6

Load Control Register

Set Sub-Channel Synthesizer To proper freq.

Set Modulation Synthesizer To proper freq.

Load Data Buffer

Load Counter Buffer
\[ M = N = 16 \]

Load Control Reg.

EXIT

\[ 2^{1} \leq \text{freq} \leq 2^{16} \]
DOD

Load Control Buffer

Load Modulation Synthesizer To proper freq.

Set Sub-Carrier Synthesizer To proper freq.

Load Counter Buffer M=N=1

Load Control Buffer

EXIT

\[ f_{\text{req}} = 500 \text{ Hz or } 1 \text{ KHz} \]

space = 65 KHz

zero = 76 KHz

one = 95 KHz
1.8 Schematics

The digital portion of the modulator is partitioned onto three separate wire wrap cards. The drawing numbers of each card are listed below:

<table>
<thead>
<tr>
<th>Dwg. No.</th>
<th>Title</th>
<th>Logic</th>
</tr>
</thead>
<tbody>
<tr>
<td>893183</td>
<td>Modulator Synthesizer</td>
<td>Modulation Synthesizer, M Counter, N Counter, Counter Buffer, Four-Phase Clock</td>
</tr>
<tr>
<td>893184</td>
<td>Sub-Carrier Synthesizer</td>
<td>Sub-Carrier Synthesizer, Data Buffer, Parallel/Serial Converter</td>
</tr>
<tr>
<td>893185</td>
<td>μP Interface</td>
<td>Control Register, Address and Function Decoders, Vector Generator, Power Status Change Detector, Interval Timer, Hung Bus Detector</td>
</tr>
</tbody>
</table>

2.0 MODULATOR ANALOG PORTION

This section describes the design of the analog portion of the Command Encoder. Its function is to provide the subcarrier and modulation waveforms for the various NASA codes under control of the digital portion of the modulator. It also provides the payload crosslink output cable driver and output activity detector for the BITE function.

References:


2.1 Functional Description

2.1.1 Requirements/Performance

Subcarrier

range: 1 to 95 KHz  
total harmonic distortion ≤5%

Modulation

<table>
<thead>
<tr>
<th>waveform</th>
<th>sine or triangle</th>
</tr>
</thead>
<tbody>
<tr>
<td>range</td>
<td>1 to 65,535 Hz</td>
</tr>
<tr>
<td>phase shift</td>
<td>0 to 7/8 cycle</td>
</tr>
<tr>
<td>phase resolution</td>
<td>1/8 cycle (45°)</td>
</tr>
</tbody>
</table>

Modulation Feedthrough: ≤-26db

Modulator Shift Time: <1 sec.
2.1.1 (Requirements/Performance, Continued)

Payload Link Output

- amplitude: ±1V ±10% (±1db)
- load impedance: 75 ohms
- rise time (for NASA 1 & 6): <1 usec
- jitter (for NASA 1 & 6): <5 NS
- frequency range: 100 to 95,000 Hz

Activity Detector

- signal: TTL compatible
- "1": fault
- "0": output normal

Digital Inputs

- impedance level: TTL compatible

NASA 2 Carrier

- frequency: 70 KHz
- accuracy: ±1%
- deviation: ±5 KHz

Oscillator Output

- frequency: 4,194,304 Hz (2^{22} Hz)
- actual unit is 4.1943 MHz
- accuracy: ±0.001%
- temperature: ±0.001%
- stability: 0°C to 50°C
- output: 10 TTL loads
- "0": <.4V @ -1A ma
- "1": >2.4V @ -2 ma

Power Requirements

+ 5 VDC @ 100 ma
-15 VDC @ 200 ma
+15 VDC @ 200 ma

2.1.2 Assumptions/Tradeoffs

The conceptual design and design tradeoffs were previously determined under design definition study - see Ref. 1 sections 2.2.7 and 3.4.
2.1.3 Interface Definition

The following is the specification for the analog/digital interface for the modulator. It describes the switch control signals and D/A converter input.

Sub-Carrier D/A Interface

The sine ROM contents will be as follows:

\[
A(n) = 127 \sin \frac{2\pi n}{512}
\]

\[
A(n) = \text{Contents of address } n \text{ (8 bits)} \quad (2's \text{ complement code})
\]

\[
n = \text{Address } 0 \leq n \leq 511 \quad (9 \text{ bits})
\]

In the case of the sub-carrier synthesizer the ROM will drive the D/A convertor directly. The converter represents 1 standard TTL load.

"0" \(+.5V @ 1.6 \text{ ma (sink)}\)

"1" \(+2.5V @ 50 \mu\text{a (source)}\)

At the completion of tone bursts in NASA 3 and 4 and at the completion of all modulation types the last word to the D/A is to be a "zero" (00000000), which is also the contents of memory location zero of the ROM. During power turn-on and then during any time the sub-carrier synthesizer is not used, this same word should be sent to the D/A.

Modulation D/A Interface

The contents of the modulation ROM is the same as that of the sub-carrier ROM. The same conditions concerning the last word to the D/A as in the sub-carrier case apply.

Unlike the sub-carrier D/A the ROM contents must be loaded into a parallel to parallel register to eliminate bad data due to address bit timing problems.
Switch Control Signals

The following signals are required for controlling the various FET switches.

<table>
<thead>
<tr>
<th>Name</th>
<th>Active State (High)</th>
<th>No. of Loads</th>
</tr>
</thead>
<tbody>
<tr>
<td>N16+</td>
<td>NASA 1 and NASA 6</td>
<td>1</td>
</tr>
<tr>
<td>NAS2EN+</td>
<td>NASA 2</td>
<td>3</td>
</tr>
<tr>
<td>N345D+</td>
<td>NASA 3, 4 and 5 and DOD1-13</td>
<td>2</td>
</tr>
<tr>
<td>N5D+</td>
<td>NASA 5 and DOD1-13</td>
<td>1</td>
</tr>
<tr>
<td>HALT+</td>
<td>When no crosslink output is required</td>
<td>2</td>
</tr>
</tbody>
</table>

(1) One load is:

"1" \( \geq 2.5V \ @ < 100 \mu A \) sink

"0" \( \leq 0.8V \ @ < 4 \mu A \) sink
2.1.3 (Interface Definition, Continued)

NASA 1 and NASA 6 Data Input

The NASA 1 and 6 input drives one gate. The signal is called N16DAT+
- "1" > 2.5V @ 40 µA source
- "0" ≤ .8V @ 1.6 ma sink

Activity Detector Interface

The Activity Detector output (ACERROR+) is high any time an output fault is detected. That is if no output is detected 4 ms after start of modulator action or some output remains 20 ms after the modulator action stops.

- ACERROR+ (output)
  - represents standard TTL output
  - "1" > 2.5V @ 40 µA source
  - "0" ≤ .4V @ <16 ma sink

- GATE- (input)
  - represents one standard TTL load
  - "1" >2.4V @ 50 a (sink)
  - "0" <.5V @ 1.6 ma (source)

The "GATE" signal from the digital portion of the modulator, provides an indication of when the payload link output should be active.

2.1.4 Modulation Types

NASA 1 (See Figure 2-1)

PCM/BI-O-L, 8 kB/sec. (8.066 kB/sec.). Each 128-bit command word shall be divided into four 32-bit segments and proceeded by a 32-bit frame-sync sequence. When time-multiplexed with digital voice, 128 bits of delta modulated voice data shall be inserted between every 32 bits of command data; the combined information rate is 40 kB/sec. (40,330 kB/sec.). Transmission shall be initiated with a 1 sec. sequence of "ones" in order to establish bit sync. Transmission continues until "stop" instruction received: if no command data available a "null" command shall be transmitted during that interval.

NASA 2 (See Figure 2-2)

A 2 kHz subcarrier shall be 100 percent phase-modulated by the 1 kB/sec. PCM-PSK data and summed with an equal-amplitude 1 kHz sinewave tone. Each transmission shall be initiated with a 1 sec. sequence of "ones" in order to establish bit sync. Multiples of five zeros shall be inserted between command blocks when no data is available. The composite PCM-PSK and summed reference shall frequency modulate a 70 kHz oscillator with a deviation of ±5 kHz.
NASA 1 Message Format

**Without Voice**

9,066 kbits/sec or 124 μsec/bit

1 second of ones

32 bits frame sync

32 bits data

32 bits data

32 bits data

32 bits data

800 bits = 19840 μsec

**With Voice**

40.33 kbits/sec or 24.8 μsec/bit

1 second of ones

32 bits frame sync

128 bits voice

128 bits voice

128 bits voice

128 bits voice

800 bits = 19840 μsec

Encoded waveform is generated by multiplying squarewave subcarrier during each bit time by +1 (no change) for a logic one, or by -1 (180° inversion) for a logic zero. 1 bit time = period of squarewave.

Typical Data

Logic → 1 1 1 1 0 1 0 0 0 1

Encoded waveform

Bit Time Interval

Sub Carrier Period = 1

Bit Time = 24.8 μsec - with voice

124 μsec - without voice

i.e. Subcarrier Frequency = 1

Data Rate

Original page is of poor quality
NASA 2 GENERATION

Output Format

1 Second of Ones | 3 (ES) Bits | 3 (ES) Bits | [6, 16, 31] (ES) (ES) Bits | Multiples of 5 (ES) Bits
Vehicle System Address
Data

Note: Each "zero" vehicle address bit shall be represented by a 5-bit pattern - A -, each one by A
Similarly each zero system address or data bits is represented by a 5-bit pattern - B -, each one by B

Rev. 1 Part 2A/ES
FIG 2-2
2.1.4 (Modulation Types, Continued)

**NASA 3** (Figure 2-3)

FSK using up to 15 address tones and seven execute tones as

<table>
<thead>
<tr>
<th>Address Frequency (Hz)</th>
<th>Execute Frequency (Hz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1025</td>
<td>2000</td>
</tr>
<tr>
<td>1097</td>
<td>2270</td>
</tr>
<tr>
<td>1174</td>
<td>2650</td>
</tr>
<tr>
<td>1262</td>
<td>3000</td>
</tr>
<tr>
<td>1352</td>
<td>3305</td>
</tr>
<tr>
<td>1447</td>
<td>3621</td>
</tr>
<tr>
<td>1549</td>
<td>3850</td>
</tr>
<tr>
<td>1750</td>
<td></td>
</tr>
<tr>
<td>1860</td>
<td></td>
</tr>
<tr>
<td>4245</td>
<td></td>
</tr>
<tr>
<td>4550</td>
<td></td>
</tr>
<tr>
<td>5155</td>
<td></td>
</tr>
<tr>
<td>5451</td>
<td></td>
</tr>
<tr>
<td>5790</td>
<td></td>
</tr>
<tr>
<td>6177</td>
<td></td>
</tr>
</tbody>
</table>

The duration of each tone shall be equal to 0.5 \( \tau \) seconds with \( \tau \) an integer in the range 1 \( \leq \tau \leq 7 \); \( \tau \) shall be specified by bits 29-31 of CE Command Instruction Format. The interval between tones shall equal 0.5 seconds, and the interval between messages shall be at least 0.5 seconds.

**NASA 4** (Figure 2-4)

Four-symbol pulse duration modulation: 75%, 50%, 25% and 0% (representing "sync", "one", "zero", and "blank", respectively). The sub-carrier shall be a fixed tone in the 7000 to 11,024 Hz range. The (100%) pulse train interval shall be defined as 72 sub-carrier cycles. Each address word and each execute word shall be preceded by a "sync" pulse which is in turn preceded by a "blank" pulse. An additional "blank" and "sync" pulse shall be inserted at the end of transmission.

**NASA 5** (See Figure 2-5)

Two-tone (using two assigned frequencies in the 7 to 21 KHz band) FSK modulated by the PCM-NRZ data. This modulated signal shall be 50% amplitude modulated by a sinusoidal bit synchronization signal having a period equal to one bit interval. The positive-going zero-crossing of this sync signal shall be specified to occur either at the beginning of each bit interval, or delayed relative to this point by either 1/4 or 1/2 of the bit interval. Allowable bit rates (fixed for each recipient vehicle) in bits/sec: \( 2^i \) (\( i \) an integer 3 \( \leq i \leq 10 \)) and 100\( i \) (\( i \) an integer 1 \( \leq i \leq 12 \)).
NASA 3 Message Format

Duration of Blank (i.e., no signal) = 0.5 sec. (constant)
Duration of Tone Burst = \( \lambda \) where \( \lambda = 0.5, 1.0, 1.5, 2.0, 2.5, 3.0 \) or 3.5 sec. (is specified in bits 29-31 of CE Command Instruction)

Address consists of 1 burst, 8P

One of the following:

1025 Hz
1174 Hz
1262 Hz
1352 Hz
1447 Hz
1539 Hz
1630 Hz
1720 Hz
1810 Hz
1900 Hz
2000 Hz
2090 Hz
2180 Hz
2270 Hz
2360 Hz
2450 Hz
2540 Hz
2630 Hz
2720 Hz
2810 Hz
2900 Hz
3000 Hz
3090 Hz
3180 Hz
3270 Hz
3360 Hz
3450 Hz
3540 Hz
3630 Hz
3720 Hz
3810 Hz
3900 Hz

Execute consists of up to 3 tone bursts of the following frequencies:

- 2000 Hz
- 2270 Hz
- 2650 Hz
- 3000 Hz
- 3305 Hz
- 3610 Hz
- 3850 Hz

FIG. 2-3

REV: 75-10  Rev. A - 21F

Par. 1 - 21F2
**Expanded Portion of Message**

Each bit duration is 72 usec.

1. **ZERO**
2. **ONE**

Assume address word is 0110111

**Address Word (8 bits)**

**Address Word (repeated)**

**Complete Message is as follows:**

B = Blank, S = Sync.

```
<table>
<thead>
<tr>
<th>2 bit</th>
<th>8 bit</th>
<th>8 bit</th>
<th>8 bit</th>
<th>8 bit</th>
<th>8 bit</th>
<th>8 bit</th>
<th>8 bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td>Address Word</td>
<td>S</td>
<td>Address Word</td>
<td>S</td>
<td>8 bit</td>
<td>EXECUTE Word</td>
<td>S</td>
</tr>
</tbody>
</table>
```

(EoD)

- 2 will contain either 2 or 6 zeros
- Will contain 4 zeros and 4 ones

**Summary:**

A. **4 Possible Symbols Transmitted**

1. **Blank** - no signal
2. **Sync** - 54 cycles of sub-carrier
3. **One** - 36 cycles of sub-carrier
4. **Zero** - 18 cycles of sub-carrier

B. **Frequency of sub-carrier fixed in range from 7000 Hz to 11024 Hz**

**Time Duration of Pulse and Blanks**

Controlled by 

- M & N registers in
- Modulator

**Fig. 2-4**

Rev 1 11/Nov/75

Rev: 25-

Page 17/5/75
Complete NASA 5 Command Format

<table>
<thead>
<tr>
<th>Initialization</th>
<th>Message</th>
<th>Termination</th>
</tr>
</thead>
<tbody>
<tr>
<td>≥ 13 Zeros</td>
<td>7 Bits</td>
<td>8-n Address Command</td>
</tr>
</tbody>
</table>

Where n is an integer 7 ≤ n ≤ 64

But is fixed for any particular system

For 50% Amplitude Modulation, $A_2$ Amplitude (Modulation Amplitude) = 0.5 $A_1$ Amplitude (Subcarrier Amplitude)

Modulation Frequency

Delay of Positive Going Zero Crossover of Modulation Frequency

With respect to bit time may be 0 (coincident), 1/4 bit time or 1/2 bit time. This will be fixed for any given vehicle (system).

Modulation frequencies allowable (fixed for each particular system)

are $2^k$ bits/sec where $k$ is an integer 3 ≤ k ≤ 10

and 100k bits/sec where $k$ is an integer 15 ≤ k ≤ 12.
Each transmission shall be initialized by a sequence of 13 (or more) "zeros" followed by a "one" and is terminated by a sequence of (at least) 20 zeros.

NASA 6 (Figure 2-6)

Square wave PSK subcarrier with coherent modulation by PCM-NRZ data. The subcarrier frequency shall be $2^i$ Hz, with $i = 1$ to $12$. The data rate shall be $2^j$ Hz with $j = 0$ to $11$. The subcarrier to data ratio shall be from 2 to 2048.

DOD 1 - 13 (See Figure 2-7)

The three-tone FSK modulated by the PCM-NRZ data shall be either 1 kB/sec or 2 kB/sec. The three tones shall be 95 kHz ("one"), 76 kHz ("zero"), 65 kHz ("S"). The "S" or space symbol is used only when neither a "one" or a "zero" available for transmission. The FSK signal shall be 50% AM modulated by a symmetric triangular wave having a period equal to two bit intervals. The positive-going zero-crossing of the triangular wave shall be delayed from the bit-transition point by 6/10th of a bit interval.

Each transmission shall be initialized by a 1-second interval of "S's" and "S's" are inserted between commands when no data is available.

2.1.5 Block Diagram Description

Figures 2-8 thru 2-12 show the block diagrams of the Analog portion of the modulator with the signal paths highlighted for the various modulation modes.

NASA 1 and 6 (Figure 2-8)

In NASA 1 and 6 the BL-Ø-L data drives an open collector gate that switches the +15 and -15V inputs to produce a ±1 volt output.

NASA 2 (Figure 2-9)

In NASA 2 the two D/A convertors convert the digital output of the modulation synthesizer and subcarrier synthesizer into a 1 kHz and 2 kHz sine wave. These signals are summed in the V/F converter input where they produce a frequency modulated 70 KHz pulse train. A filter at the output of the V/F convertor produces a sine wave that is buffered to produce a 2V peak-to-peak output.
**NASA 6**
*(Generalized NASA 1)*

In NASA 1 (B1-Q-L), \[
\frac{\text{Bit Time}}{\text{Period of Sub Carrier}} = 2^0 = 1
\]

In NASA 6:
\[
2^1 \leq \frac{\text{Bit Time}}{\text{Period of Sub Carrier}} \leq 2^2 (2048)
\]

\[
2^1 \leq \text{Frequency of Sub Carrier (Square Wave)} \leq 2^{12} (4096 \text{ Hz})
\]

\[
2^0 \leq \text{Frequency of Data Bits} \leq 2^2 (2048 \text{ Hz})
\]

---

**Sub Carrier**

---

**Encoded Data**

---

**BIT TIME**

\[
\frac{\text{BIT TIME}}{\text{PERIOD OF S.C.}} = 2^2 \text{ Hz}
\]
Space Frequency = 65 KHz
Zero Frequency = 96 KHz
One Frequency = 95 KHz

Frequency of sub carrier varies with desired logic state (3)

Sub Carrier 3 frequencies

Logic States
Space Space Space Space One One Space Zero Space One

Triangular Modulation Frequency
Either 1 KHz or 0 KHz

For 50% Amplitude Modulation, $A_2$ Amplitude = 0.5 $A_1$ Amplitude

Amplitude of sub carrier is varied by the triangular modulation frequency.

Modulated Output

DOD 1-13
Generation

FIG. 2-7
Rev: JF 70
Rev: 12 Feb 79
NASA 3 and 4 (Figure 2-10)

The digital representation of the tone bursts are converted to an Analog signal by the subcarrier D/A. This signal is one input to the multiplier, the other is a constant as determined by the summing amplifier and the fact that in this mode no modulator D/A output is sent to the summing amplifier. The output of the modulator is converted to a voltage by the I/V converter and then buffered to 2V peak-to-peak for the cross-link output.

NASA 5 (Figure 2-11)

The subcarrier is converted to an analog signal by the D/A and is one input to the multiplier. The modulation digital signal is converted to an analog signal in the modulation D/A but is summed with a constant in the summing amplifier so that AM modulation function may be realized in the multiplier. That is, the output of the multiplier is

$$\sin 2\pi F_{sc} t (1 + 1/2 \sin 2\pi F_m t)$$

Where:

- $F_{sc}$ = subcarrier frequency
- $F_m$ = modulation frequency

The multiplier output is converted to a voltage by the I/V converter and then buffered to 2V peak-to-peak for the cross-link output.

DOD 1-13 (Figure 2-12)

The DOD 1-13 generation is the same as that above in NASA 5 except that the modulation converter receives a digital representation of a triangular waveform instead of a sinewave as in NASA 5.

Halt (Figure 13)

This mode prevents any noise from appearing on the crosslink when the encoder is not running. It also prevents the output amplifier offsets from driving the crosslink to the op-amp limits. For this mode the LM318 is connected as an amplifier with a gain of 1 with 0V input. The signal HALT also controls the reference input for all the other FET switches so that none of these may be closed when HALT is active. This prevents the switching transients of the digital portion from showing on the output.

2.2 Design Approach

The generalities of the design of the modulator were determined during the Encoder Design Definition Study so that the task here is a detail design. Therefore, only design details are discussed here. A discussion of the design approach is given in Ref. 1, Section 3.4.
2.3 Detail Description

2.3.1 Output Amplifier

The purpose of this amplifier is to provide the ±1V output into 75 ohms for the various modulation types. The basic configuration used in all modes is shown in Figure 14 which is a basic amplifier with a 75 ohm source impedance and gain less than 1. An LM318 was used for its current capability of up to 20 mA, its wide bandwidth and high slew rate for preserving the rise time and keeping the jitter low in the NASA 1 and 6 modes. It is also short circuit protected.

The switches are DG151 selected for the low on resistance and low feed-through at high frequencies when off. They are connected between the summing junction of the gain network and the input of the amplifier so as to eliminate the FET on resistance from influencing the gain of the amplifier. No current will flow through the FET so as its own resistance changes with age and temperature it does not affect the gain.

The NASA 1 and 6 ±1V waveform is produced by summing a -15V signal with a 0 volt input for a +1V output or summing the -15V with +15V to produce a -1V output. An open collector nand gate, 74L03, is used for switching the 0V and +15V. This is also shown in Figure 2-14.

2.3.2 Multiplier

The multiplier is a conventional application of the Motorola MC1594. The scale factor resistors and load resistors in the I/V convertor have been chosen for a gain of 9 so the output voltage is 5 volts peak. Two 20K ohm pots are used for adjusting the voltage offset of the X and Y inputs. These are necessary for proper alignment of the modulation feedthrough. An LM318 is used as a current to voltage convertor at the output of the multiplier. A capacitor is used across the load resistor to insure stability and also decrease the response above 200 KHz. It has a breakpoint at 340 KHz and at 100 KHz, the highest frequency required at the output of the multiplier, the response is down -36 dB.

2.3.3 Summing Amplifier

This is an LM318 in a conventional summing amplifier mode. It sums the modulation with a constant so as to produce the AM signal in the multiplier. It also supplies a D.C. input to the multiplier to feed the sub-carrier straight thru the multiplier in the tone burst modes. The constant 8 volt input is generated by a zener for stability and is adjustable so that the modulation depth can be varied in NASA 5 and DOD modes.
OUTPUT AMPLIFIER
Simplified

FIG. 2-14
2.3.4 V/F Convertor

This supplies the FM modulated 70KHz for the NASA 2 mode. The outputs of the subcarrier and modulation D/A convertor are summed at the current input of the voltage to frequency convertor and then summed with an offset voltage at the voltage input. This way the center frequency is determined by the offset voltage and the subcarrier and modulation signals produce the ±5KHz deviation. The output of the V/F convertor is a 70KHz train of 7 microsec. pulses. These drive a 70KHz tuned circuit and 100KHz lowpass filter so as to produce a sinusoidal signal. This low pass filter is a simple two pole active filter using an LM318, which also supplies gain. By way of the FET switch, this signal is buffered by the output amplifier for the crosslink output.

The center frequency and the deviation of the V/F are controlled by 3 pots. The 2 pots for the deviation may be replaced with fixed resistors after debug as they are actually a nominal dependent on the gain of previous stages. However, the center frequency adjustment will always remain a pot for convenience of changing the center frequency.

2.3.5 D/A Convertors and Filters

This circuitry provides the conversion of the digital representation of the subcarrier and modulation waveforms from the synthesizers to analog signals. Both D/A's are bipolar with a ±10V output and use a 2's complement code on the input. Each D/A has a filter on its output to eliminate aliasing. With a sampling rate 8 times the highest frequency to be generated the filtering task is not very difficult, so simple RC filters are used. An ECAP plot of their response is shown in Figure 2-15. Depending on the response of the circuitry following these filters, their breakpoints may have to be moved to a higher frequency at debug.

Due to the fact that some bits of the modulator word travel different paths in the synthesizer, some bit-to-bit skew could result that would generate noise on the D/A output. To eliminate this the data is strobed into a register of two 74L95's to whose outputs the D/A is connected.
### 2.3.6 Activity Detector

The only BITE for the analog portion is contained in the activity detector. This monitors the crosslink output and signals the digital portion of the modulator if there is any output when the modulator should be halted or there is no output when it should be running. Figure 2-16 is a block diagram of the detector. The first stage provides a gain of 5 and drives a full wave detector. This charges an RC circuit with a fast charge, slow decay time-constants thus providing filtering and fast response at low frequencies. When the charge exceeds 4 volts the voltage comparator triggers. This comparator uses positive feedback to provide hysteresis so as to minimize the effect of ripple. The comparator output is compared to the gate signal from the digital portion of the modulator for errors. To prevent false errors on the start and stop of a modulator action due to the slow charge and discharge of the RC filter, two one shots shut off the comparator for these periods of time.

#### 2.3.7 Oscillator

This provides the 222Hz for the synthesizer. It has been placed in this portion of the modulator since its .4 inch height is too large for the digital boards.

### 2.4 Schematics

<table>
<thead>
<tr>
<th>Drawing No.</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>893204</td>
<td>Modulator Analog No. 1</td>
</tr>
<tr>
<td>893205</td>
<td>Modulator Analog No. 2</td>
</tr>
</tbody>
</table>

### 2.5 Test Results

The results of tests of the modulator signal characteristics are shown in Table 1. These specifications are from the sales order or from those discussed above in Section 2-1. The test procedure gives the information that is loaded into the digital portion of the modulator by the microcontroller through the local control panel. An LCP was available for this testing. A list of test equipment used follows:

1. Tektronix 545B with 1A4 vertical plug-in and X10 probe, P6028
2. Hewlett-Packard 5248L Counter
3. Hewlett-Packard 334A Distortion Analyzer
CROSSLINK OUTPUT

GATE

RC = 2.7 MS

ACTIVITY DETECTOR, BITE

FIG. 16:

ACERROR+

GATE

318

318

G = -5

G = -1

GATE

RC

FAULT

A+B

ACERROR+

3-26
### CROSSLINK OUTPUT PERFORMANCE

<table>
<thead>
<tr>
<th>TEST NO.</th>
<th>PARAMETER</th>
<th>CODE</th>
<th>TEST PROCEDURE</th>
<th>OBSERVED POINT</th>
<th>SPEC VALUE MEASURED</th>
<th>ADJUSTMENTS</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Bi-Ø-L OUTPUT VOLTAGE</td>
<td>196</td>
<td>DATA</td>
<td>CROSS-LINK</td>
<td>±1.05V (±10%)</td>
<td>RG + R7 CE04</td>
<td>§ LARGER SLOPER RISETIME, BUT EFFECTS FREQUENCY RESPONSE</td>
</tr>
<tr>
<td>2</td>
<td>RISETIME</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>FREQUENCY</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>JITTER</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>OSCILLATOR FREQ.</td>
<td>ALL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>SUBCARRIER + MODULATOR</td>
<td>5</td>
<td>Fs 17W01 14100 90kHz</td>
<td>T.R.1</td>
<td>10Vp-p 10Vp-p R1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>SUBCARRIER</td>
<td></td>
<td>(SAME AS 3 ABOVE)</td>
<td>CROSS-LINK NULL (OV)</td>
<td>OV R8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>MODULATOR</td>
<td></td>
<td>(SAME AS 3 ABOVE)</td>
<td>NULL (OV)</td>
<td>OV R7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>MODUL. MULTI. LINEARITY</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>% MOD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**TABLE 1, Sheet 1 of 2**
### CROSSLINK OUTPUT PERFORMANCE

<table>
<thead>
<tr>
<th>Test No.</th>
<th>Parameter</th>
<th>Code</th>
<th>Register Address Data</th>
<th>Observation Point</th>
<th>Spec Value Measured</th>
<th>Adjustment</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>70KHz Center Freq.</td>
<td>NASA</td>
<td>176101 000000 0000</td>
<td>CROSS-LINK</td>
<td>70KHz ±1% 70KHz ±1%</td>
<td>R6</td>
<td>(3.3.10.1)</td>
</tr>
<tr>
<td>8</td>
<td>Modulation Deviation</td>
<td>NASA</td>
<td>176101 000000 0000</td>
<td></td>
<td>±2.1KHz ±2.1KHz</td>
<td>R5</td>
<td>SET COUNTER TO 1SEC SAMPLES</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>176103 002405 0000</td>
<td></td>
<td></td>
<td></td>
<td>AND ADJUST FOR PEAK FREQUENCIES</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>176100 004000 0000</td>
<td></td>
<td></td>
<td></td>
<td>72.5 KHz AND 67.5 KHz</td>
</tr>
<tr>
<td>9</td>
<td>Subcarrier Deviation</td>
<td>NASA</td>
<td>176101 000000 0000</td>
<td></td>
<td>±5.0KHz ±5.0KHz</td>
<td>R5</td>
<td>SAME AS TEST 8</td>
</tr>
<tr>
<td>10</td>
<td>NASA 2 Output</td>
<td>NASA</td>
<td>176101 003700 11KHz</td>
<td></td>
<td>±10KHz ±10KHz</td>
<td>R2</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>Subcarrier Frequency</td>
<td>ALL</td>
<td>176101 007500 11KHz</td>
<td></td>
<td>±10KHz ±10KHz</td>
<td>R2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Response 1KHz</td>
<td></td>
<td>176102 000000 0000</td>
<td></td>
<td>±2.0V ±2.0V</td>
<td>NONE</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>176103 001001 11KHz</td>
<td></td>
<td>±2.0V ±2.0V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>65 KHz Output</td>
<td>NASA</td>
<td>176101 005600 34KHz</td>
<td></td>
<td>±10KHz ±10KHz</td>
<td>R4</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td></td>
<td>NASA</td>
<td>176101 002000 0000</td>
<td></td>
<td>±2.0V ±2.0V</td>
<td>R4</td>
<td></td>
</tr>
</tbody>
</table>

**Table:** Sheet 2 of 2
2.5.1 Activity Detector

The activity detector detects open or shorts and other failures of the crosslink output on all codes except NASA 5. In this code the detector faults during normal operation when the modulation frequency is below 32 Hz. If the detection threshold is lowered or the filter decay time constant is increased this will not happen. Both of these changes would allow the signal to stay above the lower error threshold during the valleys of the amplitude modulation. However, if either change is made normal operation of NASA 4 will cause faults. This will happen since then the time for the signal at the filter to decay below the threshold is longer than the 4.8 MS between the sync bursts in NASA 4. Since this is only a problem on 3 of the NASA 5 frequencies the change was not made and the NASA 4 operation remains normal. During NASA 5 operation the activity detector is not enabled by the software. That is, bit 3 of the modulator control word is zero.

3.0 VOICE AND ENCRYPTER INTERFACE MODULE

3.1 Introduction

This document describes the design and implementation of the Digital Voice Interface and Encrypter Interface module required in the Command Encoder.

3.1.1 Digital Voice Interface

The Digital Voice Interface is required to assemble the serial delta modulated voice information into 16-bit words for further processing by the microprocessor (μP).

3.1.2 Encrypter Interface

The function of the Encrypter Interface is to provide double bit input/output buffering between the μP and COMSEC-furnished Encrypter.

3.2 Digital Voice Interface

3.2.1 General Description

The function of the digital voice channel is to assemble the serial delta modulated voice information into 16-bit words for further processing by the Microprocessor (μP). As shown in Figure 3-1, the channel is comprised of a 16-bit serial-to-parallel converter, a 16-bit output register and control logic. Channel operation is initiated by setting a control bit in the modulator which in turn enables the 32 kHz clock. Subsequently, every 500 us. thereafter an interrupt is generated to indicate that the output register is full and ready for use by the μP. The interface continues running as long as the modulator control bit is set.
3.2.2 Digital Voice Interface Detailed Description

The digital voice interface logic shown in Figure 3-2 consists of a serial to parallel (S/P) converter, an output register, control and uP interface logic.

**Input Sequence**

On the leading edge of each clock pulse (32 kHz) issued from the modulator, the logical value of the digital voice input is strobed into the first of two 8-bit shift registers and the 4-bit counter is incremented. At the sixteenth input clock, the carry-out signal from the 4-bit counter sets the Voice Interrupt and the load clock flop. The load output buffer register signal is enabled by the voice interrupt flop output.

On the leading edge of the next clock pulse, the Load CLK flop is reset, clocking the shift register data into the output registers.

**Output Sequence**

In response to the voice interrupt, the uP will initiate a read instruction from memory address 176046. The address decode and control logic in conjunction with the uC CBRQS-signal, enables the data bus drivers and generates a CBACK-signal to indicate valid bus data.
Built-In Test Equipment (BITE)

A test mode is available to aid in debug and fault isolation of the voice interface logic. When the μP issues a CBRQS-signal to address 176045, the V test flop is set. The V test- signal from this flop enables the last stage of the 16-bit shift register to be clocked into the first stage, and disables the normal voice data input. If the shift registers are first cleared, then allowed to shift in the test mode, the output can be checked for bit pick-up. Similarly, the test mode could be entered without a previous clear signal, allowing a fixed pattern to be recycled through the registers and read-out.

Clear Function

The voice interface logic can be cleared either by a programmed clear to memory address 176047, or by the master clear control line signal (MSTCL-).

Bus Interface and Control

The data bus interface is tri-state, operating at standard 54/74 series TTL voltage levels. Bus drivers are held in the high impedance state until a μP fetch operation from location 176046 is issued and decoded. Drivers are National tri-state inverting buffers, DM8098.

Bus activity is controlled by a Request (CBRQS-) signal from the μP and an Acknowledgement (CBHACK-) signal returned from the module. The Request line initiates a bus cycle, while the Acknowledgement line signifies the completion of the response: For a load operation, the transition of the Request line from high to low indicates a valid address and data. The transition of the Acknowledgement from high to low indicates that the data has been accepted.

For a read operation, the transition of the Request line again indicates a valid address. The transition of the Acknowledgement signal from high to low signifies that valid data is available to the μP.

Voice Data and Clock Interface

The digital voice interface with the delta voice modulator shall consist of a serial input data port and a gated output clock for synchronization. When the modulator is set up for digital voice multiplexing, the 32 kHz square wave clock is enabled and sent out to the digital voice modulator. The leading edge is to be used by the modulator to update its output data and the trailing edge is used as a strobe within the digital voice buffer (See Figure 3-3).

Digital Voice Data

The Command Encoder shall accept digital voice data over a twisted pair cable with the following characteristics:
(Digital Voice Data, Continued)

**AMPLITUDE**
- Logic "0": 0.0 volts ± 0.5 volts
- Logic "1": 5.0 volts ± 1.0 volts

**RISE TIME**
- less than 1 usec.

**32 KHz Clock**

The Command Encoder shall output a gated clock with the following characteristics:

**32KHZ CLOCK**

**DATA IN**

**BUFFER STROBE TIME**

- 30 percent ± 10 percent jitter
- less than 150 nanosec.
(Digital Voice Data, Continued)

Twisted pair interface lines are utilized for the interface, with differential line driver and receiver combinations.

3.3 Encrypter Interface

The Encrypter interface logic basically provides single bit input/output buffering between the μP and COMSEC-furnished Encrypter. The hardware consists of a double-buffered two bit input register, a two bit output register and minimal control logic (See Figure 3-4).

Bit timing and synchronization are derived from the modulator interrupt. The leading edge of the first modulator interrupt samples the input register and if valid, its contents are sent to the encrypter. The next modulator interrupt likewise looks at the input register, etc., but it also issues a clock pulse to the encrypter and strobes the encoded bit into the output register. No interrupt is generated by the encrypter interface since it would be redundant. When employed the encrypter operation overlaps that of the modulator.

![Diagram of Encrypter Interface](image)
3.3.1 Encrypter Interface Detailed Description

The detailed block diagram for the Encrypter Interface logic is shown in Figure 3-5. Operation is initiated by issuing a store instruction to memory location 176040 which sets the valid flop and strobes bits 16 and 15 of the uP local data bus into the tag buffer and data buffer, respectively. When the next modulator interrupt becomes active, a control signal is generated which transfers the contents of the two input registers and valid flop into the buffer register and resets the valid flop. The tag bit effectively declares whether or not the data is valid. If valid, the appropriate "1" or "0" line to the encrypter is activated, and if not valid, the "S" line is activated. The data bits are then sent to the encrypter via differential drivers and upon the next modulator interrupt a clock pulse (gated by the clock enable) is sent to the encrypter. The same clock signal is used to strobe the contents of the encrypter output into the output registers. Concurrently, the buffer registers are also updated. Between Modulator interrupts, the clock is inhibited by the logic zero value of the clock enable signal.

Reading the contents of the output register consists of issuing a load instruction from memory location 176041. The address interface logic enables the contents of the output buffer register onto the uP local data bus and generates and ACKN- signal.

Figure 3-6 is a timing diagram for the Encrypter Interface logic.

External Signal Interface

The external signal interface consists of seven twisted pair wires (3 data in, 3 data out, and one clock, all enclosed in an overall shield. Differential line drivers and receivers are utilized.

3.4 Voice Interface and Encrypter Interface Addressing

Address decode logic is common to both interface units. The decode logic is activated when the upper 13 address bits are 17604X and performs a further decode on the lower 3 bits to enable the appropriate control signals. A CBACK- signal is generated in response to a correctly addressed Load or Store signal. Table 3-1 lists the functions generated by each address decode. Locations 176045 & 176046 are unique to the Voice Interface, while 176040 & 176041 address only the Encrypter interface. The program clear (location 176047) is common to both functions.
FIG 3-5

ENCYPTOR INTERFACE DETAILED BLOCK DIAG.
**Fig. 3-6**

**Encryptor Interface Timing.**
### Table 3-1

<table>
<thead>
<tr>
<th>Address</th>
<th>Function</th>
<th>Data Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>176040</td>
<td>Load Encrypter Interface</td>
<td>CBD15,</td>
</tr>
<tr>
<td></td>
<td>Input Registers</td>
<td>CBD14</td>
</tr>
<tr>
<td>176041</td>
<td>Read Encrypter Output Registers</td>
<td>Tag bit</td>
</tr>
<tr>
<td>176042</td>
<td>Not Used</td>
<td>Data Bit</td>
</tr>
<tr>
<td>176043</td>
<td>&quot; &quot;</td>
<td></td>
</tr>
<tr>
<td>176044</td>
<td>&quot; &quot;</td>
<td></td>
</tr>
<tr>
<td>176045</td>
<td>Voice Interface Test Mode</td>
<td></td>
</tr>
<tr>
<td>176046</td>
<td>Read Voice Interface</td>
<td>First</td>
</tr>
<tr>
<td></td>
<td>Output Register</td>
<td></td>
</tr>
<tr>
<td>176047</td>
<td>Program Clear</td>
<td></td>
</tr>
</tbody>
</table>

#### 3.5 Detailed Logic Schematic

The detailed logic design for the Voice and Encrypter Interface logic is shown on the two logic drawings listed below:

<table>
<thead>
<tr>
<th>DWG. No.</th>
<th>Sheet #</th>
<th>Logic</th>
</tr>
</thead>
<tbody>
<tr>
<td>893202</td>
<td>1</td>
<td>Voice Interface</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Encrypter Interface</td>
</tr>
</tbody>
</table>

#### 4.0 COMMAND ENCODER BCH ENCODER MODULE

The BCH Encoder is required for expansion of a 48-bit data word into a 128-bit word comprised of:

a) three zeros or dummy bits,
b) the original 48 bits, and
c) 77 special parity check bits.

#### 4.1 General Description

A functional block diagram of the BCH Encoder is shown in figure 4-1. The hardware consists of a 50-bit shift register, BCH encoding logic and appropriate timing control. Its operation basically entails:

a. outputting the 48 data bits from the Microcontroller to the shift register via three 16-bit word transfers
4.1 (General Description, Continued)

b. inputting the first 16-bit word from the shift register to the microprocessor with the 3 MSB's set to "0".

c. issuing a "go" command to the control logic

d. waiting for an interrupt to indicate when the next 16 output bits have been accumulated in the shift register

e. inputting the 16 bits of the shift register into the Microprocessor (Note: interrupt response time is not critical since the hardware automatically shuts itself down after each 16 bits).

f. repeating steps b) - d) six more times

Figure 4-1 BCH Encoder Functional Block Diagram

4.2 Functional Description

The detailed block diagram of figure 4-2 identifies the component areas which are discussed in the following sections.

4.2.1 Encoder Load Sequence

Three microprocessor (μP) store instructions (to memory locations 176024, 176025 and 176026) are issued to load bit 0 to 48 of the dual function input shift register with the non-encoded command word. Bits 49, 50 and 51 are cleared to zero by the shift register load clock.

The three dedicated register load signals are generated by decoding the μP local address during each store operation.

4.2.2 Encoding

The encoding operation is initiated following the third load command which sets the start/stop flop, enabling the 220 Hz modulator clock into the BCH encoder.
FIG. 4-2  BCH ENCODER DETAILED BLOCK DIAG.
4.2.2 (Encoding, Continued)

During each clock period, the BCH encoding logic calculates even parity on bits 4, 9, 12, 15, 16, 23, 24, 25, 26, 27, 30, 35, 36, 38, 39, 43, 44, 46, 47, 48 and 50 of the shift register. Simultaneously a 4-bit counter is incremented to keep track of the number of encoder shift pulses.

4.2.3 Encoder Output Sequence

The sixteenth clock pulse causes the 4-bit counter to overflow (carry-out) and set the BCH interrupt flop, which in turn resets the start/stop flop. The BCH interrupt flop is reset by the automatically generated BCH Interrupt Acknowledge signal from the Priority Interrupt Network. The content of the shift register, bits 36 through 51 is read onto the MPU data bus by issuing a load instruction from memory location 176023.

The BCH Encoder is restarted by the trailing edge of the load Acknowledge signal and four more encoding cycles must be executed to accumulate the resultant 80 bits (16 x 5).

4.2.4 Encoder Addressing

The address interface logic is activated when the upper 13 address bits are 17602X and performs a further decode on the lower 3 bits to enable the appropriate control signals. A CBACK- signal is generated in response to a correctly addressed Load or Store signal. Table 4-1 lists the functions generated by each address decode.

<table>
<thead>
<tr>
<th>Address</th>
<th>FUNCTION</th>
<th>DATA BITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>176020</td>
<td>Not Used</td>
<td>CBD15---------------</td>
</tr>
<tr>
<td>176021</td>
<td>Encoder Test Mode</td>
<td></td>
</tr>
<tr>
<td>176022</td>
<td>Read Last (5th) Encoder Word</td>
<td>MSB-----------------</td>
</tr>
<tr>
<td>176023</td>
<td>Read Encoder Words 1-4</td>
<td>MSB-----------------</td>
</tr>
<tr>
<td>176024</td>
<td>Load Word 1 (bits 1-16 of command message)</td>
<td>MSB-----------------</td>
</tr>
<tr>
<td>176025</td>
<td>Load Word 2 (Bits 17-32 at command message)</td>
<td>MSB-----------------</td>
</tr>
<tr>
<td>176026</td>
<td>Load Word 3 (Bits 32-48 of command message)</td>
<td>MSB-----------------</td>
</tr>
<tr>
<td>176027</td>
<td>Encoder Programmable Clear</td>
<td></td>
</tr>
</tbody>
</table>

Table 4-1 BCH Encoder Address Decode Functions
4.2.5 **Bus Interface & Control**

The data bus interface is tri-state, operating at standard 54/74 series TTL voltage levels. Bus drivers are held in the high impedance state until a uP fetch operation from locations 176022 or 176023 is issued and decoded. Drivers are National tri-state inverting buffers, DM8098.

Bus activity is controlled by a Request (CBRQS-) signal from the uP and an Acknowledgement (BCHACK-) signal returned from the BCH Encoder. The Request line initiates a bus cycle, while the Acknowledgement line signifies the completion of the Encoder response: For a load operation, the transition of the Request line from high to low indicates a valid address and data. The transition of the BCH Encoder Acknowledgement from high to low indicates that the data has been accepted.

For a read operation, the transition of the Request line again indicates a valid address. The transition of the Acknowledgement signal from high to low signifies that valid data is available to the μP.

4.3 **Encoder Timing**

Figure 4-3 illustrates the BCH Encoder signal timing which is referenced to the modulator clock, and the uP CBRQS signal.

4.4 **Encoder Sequence Flow-Chart**

A flow chart of the Encoder sequence of operation is shown in Figure 4-4.

4.5 **Built-In Test Equipment (BITE)**

An encoder test mode is available for aid in debug and fault isolation. When selected, the test mode allows the 50-bit shift register to operate in a closed loop mode, with bit 91 fed into bit 1. Data can then be loaded into the shift register, cycled through the normal 16-bit shift sequences, and then read out. The parity logic output is removed from the register input in the test mode. The Encoder remains in the test mode until a clear signal is issued.

4.6 **BCH Encoder Clear Signal Generation**

The Encoder can be cleared by either of two signals: a program generated clear (address 176027) or by a uP bus signal master clear (MSTCL-).

4.7 **Detailed Logic Schematics**

The detailed logic design for the BCH Encoder is shown in the two logic diagrams listed below:

<table>
<thead>
<tr>
<th>DWG. No.</th>
<th>SHEET #</th>
<th>Logic</th>
</tr>
</thead>
<tbody>
<tr>
<td>893291</td>
<td>1</td>
<td>shift register, parity logic, bus drivers and input buffers</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Control Logic, address decode logic</td>
</tr>
</tbody>
</table>
MOD. CLK = 2<sup>n</sup>

START F/F

ENABLE

CTR OUT A

CTR OUT B

CTR OUT C

CTR OUT D

CARRY OUT

SHIFT PULSES

BCH INT.

CBRQS-

LOAD XX-XX - C1 DELAY

CBACK - C2 DELAY

LOADCLK - IF DEVID +

BCH ENCODER TIMING. Fig. 4-3
**BCH ENCODER FLOWCHART**

1. **LOAD BCH ENC ROUTINE**
2. **PROC. CLEAR**
   - Addr = 176027
3. **LOAD WORD**
   - #1 = Bits 33-48
   - Addr = 176024
4. **LOAD WORD**
   - #2 = Bits 17-32
   - Addr = 176025
5. **LOAD WORD**
   - #3 = Bits 1-16
   - Bits 49,50 = 0
   - Addr = 176026
6. **START BCH ENCODER SHIFT**
7. **SHIFT**
   - Count = 16
8. **YES**
9. **GENERATE BCH INTERRUPT**
10. **INT. ACK. RESETS INTERRUPT & COUNTER**
11. **STOP SHIFTING**
12. **EXIT**

**ENCODER FETCH ROUTINE**

1. **LAST (5th) WORD?**
   - Yes
2. **FETCH WORD, ADDR: 176023**
3. **FETCH LAST WORD = ADDR, 176022**
4. **EXIT**

**Bits 1, 2, 3 = φ**

- 1st Word Out = Bits 1-16
- 2nd Word Out = Bits 17-32
- 3rd Word Out = Bits 33-48
- 4th Word Out = Bits 49-64
- 5th Word Out = Bits 65-80
- 6th Word Out = Bits 81-96
- 7th Word Out = Bits 97-113
- 8th Word Out = Bits 114-128

Original page is of poor quality.
5.0 MICROPROCESSOR

The Microprocessor (UP) is an existing Raytheon (RP-16) device designed specifically for data processing and control application of the type under consideration here. It consists of an arithmetic unit, a control unit, and bus interfaces. These are described briefly in the following paragraphs.

5.1 Arithmetic Unit

The Arithmetic Unit (AU), shown in Figure 5-1, is divided into six parts: Data Multiplexers, Register File, Arithmetic Logic Unit (ALU), Status Generator, Data Drivers and Address Drivers. Multiple use is made of as much hardware as possible. A single register file contains all program-accessible data, a Working Register (WR) and an Address Register (AR). The WR is used both as a data bus input register and as a holding register for intermediate results in certain algorithms. The AR serves as a shift counter and an iteration counter as well as a calculated address register. The Arithmetic Logic Unit performs all data and address manipulation and a single multiplexer array, which precedes the file input, performs all data source selection and end condition specification.

5.2 Control Unit

The Control Unit is microprogrammed. Each micro-instruction is made up of one or more primitive micro-operations which are executed in parallel during the clock-pulse-to-clock-pulse time frame of the micro-instruction. During the clock interval, the logic process is entirely combinational. When the clock period ends, all storage elements are updated and another sequential step in the process is completed.

The μP control unit (Figure 5-2) divides into several parts: the sequence and control function previously described, and a number of subordinate functions, none of which require more than a half dozen or so ICs to implement.

5.3 Bus Interfaces

The μP bus contains 16 lines of data, 16 lines of address and 4 lines of control. A Request control line activated either by the μP or by an external source initiates a data transfer cycle to or from a memory or I/O device that recognizes its address on the address bus. The proper address must be on the bus for the duration of a valid Request signal. Also, if data is being stored to memory or I/O, this information must be placed on the data bus for the duration of Request. Fetch or Store mode is specified by a Write control line sent from the μP or external source. This signal must also be established for the duration of a valid Request signal.

A memory responds to the Request Line with an Acknowledge signal when a memory cycle is completed. For a store, Acknowledge occurs when data has been written into the addressed memory location from the data bus. For a fetch, Acknowledge occurs when the contents of the addressed memory location have been placed on the data bus. This data remains on the bus until Request terminates.
Figure 5-1 Arithmetic Unit Block Diagram
Figure 5-2 Control Unit Block Diagram
5.3 (Bus Interfaces, Continued)

An acknowledge signal for a fetch cycle received either by the μP or by an external source causes data on the data bus to be loaded into an internal register. For a fetch or store cycle, an active Acknowledge signal causes termination of the source Request line. Termination of Request in turn causes memory to remove Acknowledge, completing a totally asynchronous transfer cycle.

Asynchronous data transfers are performed with I/O devices in the same manner, with one exception. An optional fourth control line, called the Skip signal, is used to notify the source of the status of the data transfer, and must be valid for the duration of the peripheral Acknowledge. An activated Skip line will cause the Microcontroller to skip over its next program instruction. The Skip line can be activated by a peripheral for either the transfer or no transfer condition, depending upon designer's choice.

5.4 Priority Interrupt Network

Sixteen interrupt levels are provided in the μP through the use of a Priority Interrupt Network (PIN) module. As can be seen in Figure 5-3, this module contains the following:

- A 16-bit latch, up-dated at the end of each instruction fetch
- A 16-line priority encoder which produces a 4-bit code corresponding to the highest level present in the latch.
- A 4-bit "Allowed level" latch, which in conjunction with a 4-bit comparator determines if the highest interrupt present equals or exceeds the allowed level determined by software. The 4-bit latch is accessible in the same way as any other I/O device, and can be written into or read from at any time.
- A 4-bit-to-16-line decoder which issues an acknowledge level corresponding to the level of interrupt being serviced.
- Miscellaneous control logic, address drivers, etc.

Operation of the PIN is as follows:

- Interrupt priority is established
- Encoded level is compared with current allowed level
- If allowed, an Interrupt Request is issued to the μP
- Upon acknowledge from the μP, ACK(n) is issued to interrupting device
- Concurrently with (d), the μP is prevented from putting address 0 or 1 on the bus. Instead, the PIN places address bits 3 through 15 on the bus, while the interrupting device provides address bits 0, 1, and 2 as shown in the following diagram:

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>
| Provided by PIN. Code is strap-optioned. | Provided by PIN. Code corresponds to Interrupt level | Encoded by the Interrupting device.

- The trap location to be loaded into P is obtained from memory at the address defined by the above scheme.
Figure 5-3 Priority Interrupt Network Block Diagram
5.4 (Priority Interrupt Network, Continued)

In this fashion, each of the two built-in levels of interrupt is expanded to 16 levels, with a corresponding 128-word trap table held in memory. As system software dictates, the trap table can be modified dynamically, as can the allowed level of interrupt (individual level masks are located on the devices themselves).

5.5 CE Random Access Memory (RAM)

Two modules are required to implement the 5120 word X 16 bit CE memory. One is a 1024 word X 16 bit bipolar two-port memory with interrupt capability, and the second is a 4096 word X 16 bit MOS two-port memory. Each module has self-contained logic to interface with two independent (external master and local microprocessor) ports. Data is provided on two 16 bit bilateral data busses and the address information is provided on a 16 bit unilateral bus. Each port interface uses two interface "handshaking" lines (Request and Acknowledge) and one mode line (Read/Write). Also provided on the bipolar memory, are two interrupt flops which are set when the external port writes into a specified address and reset when the µP port reads that location. A port selects the RAM by correctly addressing the port discriminator (with the upper six address bits) prior to generating its request signal. If this port wins, the port discriminator effectively connects the memory to the appropriate port (by steering the data, address and mode multiplexers), and it receives a positive response from the RAM timing logic on its acknowledge line. Once a port is selected, the RAM is busy until the requesting port removes its request line, which in turn allows the RAM to service other requests. Port selection is on a first come, first serve basis with internal hysteresis resolving simultaneous requests. Note that the losing interface will receive service within one memory cycle - 1000 ns. Conflicts cannot occur more than once per 30us (data bus rate) and hence are insignificant.

5.5.1 CE Memory Map

Figure 5-4 is a memory map of the CE octal address spectrum. Addresses 0 to 1777 are located in the 1024 word RAM, addresses 10000 to 17777 are located in the 4096 word RAM, while addresses 176000 to 17776 are reserved for hardware registers by the local data bus. Each register is accessed as a unique address in the overall address spectrum.

5.5.2 CE Interrupt Trap Addresses

The CE interrupt trap addresses are listed below in order of ascending priority.

**INTERRUPTS:**

<table>
<thead>
<tr>
<th>Interrupt</th>
<th>Address</th>
<th>Level</th>
</tr>
</thead>
<tbody>
<tr>
<td>TTY</td>
<td>017610</td>
<td>1</td>
</tr>
<tr>
<td>Tape Reader</td>
<td>017620</td>
<td>2</td>
</tr>
<tr>
<td>C. Ch. Mess.</td>
<td>017630</td>
<td>3</td>
</tr>
<tr>
<td>FMS Ch. Mess.</td>
<td>017640</td>
<td>4</td>
</tr>
<tr>
<td>BCH Encoder</td>
<td>017670</td>
<td>7</td>
</tr>
<tr>
<td>Interval Timer</td>
<td>017700</td>
<td>8</td>
</tr>
<tr>
<td>Voice Int.</td>
<td>017720</td>
<td>10</td>
</tr>
<tr>
<td>Mod. Data S. Req.</td>
<td>017740</td>
<td>12</td>
</tr>
<tr>
<td>Mod. Act. Det.</td>
<td>017741</td>
<td>12</td>
</tr>
<tr>
<td>Hung Bus Det.</td>
<td>017770</td>
<td>15</td>
</tr>
</tbody>
</table>
CE MEMORY MAP

Figure 5-4

<table>
<thead>
<tr>
<th>ADDRESS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
</tr>
<tr>
<td>001777</td>
</tr>
<tr>
<td>010000</td>
</tr>
<tr>
<td>017777</td>
</tr>
</tbody>
</table>

PERIPHERAL ADDRESSES:

- ALCM * 176000
- BCH Encoder 176020
- Encrypter Inter. 176040-41
- Voice Interface 176045-47
- Pin Mask 177376
- Boot Strap * 177400
- Modulator 176100

* NOT USED
C. CE TEST SET HARDWARE

The following sections define the operation of the CE Test Set functional units.

1.0 CE TEST SET MICROPROCESSOR

The CE Test Set incorporates an RP-16 microprocessor identical to that described in section B, 5.0 for the CE. Associated peripheral and memory modules required for the CE Test Set are described in the following sections.

1.1 Peripheral Modules

Three additional peripheral modules are required in the CE Test Set; an asynchronous line control module (ALCM), a perforated tape reader/punch interface module, and a local control panel (LCP) interface module. The following sections briefly describe the functional operation of each module and the LCP. Detailed operational characteristics are contained in the functional specification for each module.

1.1.1 ALCM Module

Purpose

The ALCM is a single 6" x 8" two-sided PCB designed to fulfill virtually all serial asynchronous communications applications for systems employing the Raytheon RP-16 microprocessor. It interfaces directly to the microprocessor I/O bus, and has on-card circuitry for sending and receiving 20 ma loop signals to/from a TTY. In addition, the capability to interface to a Modem (e.g., 103 A2, 202 C6, etc.) is present including the EIA RS-232C/MIL-STD-188C drivers and receivers.

I/O Interface Specifications

- **Communications Mode:** Full or Half-Duplex, or Simplex
- **Format:** Serial, asynchronous
- **Bit Rates:** 110, 150, 300, 600, 1200, 2400, 4800, 9600 Baud
- **on-card (external clock [XMIT and RCV] pins are available)**
- **Character Length:** 5, 6, 7, or 8 bits
- **Parity:** Even, odd, or none
- **Stop Bits:** 1 or 2 (1-1/2 available on 5-bit char length)
- **Levels:** 20 ma loop, TTL, for XMT and RCV Data, all signals EIA RS-232C or MIL-STD-188C

1.1.2 Perforated Tape Reader/Punch Interface Module

Reader Interface

The Perforated Tape Reader portion of the Interface possesses the following functional characteristics:

- a) Able to handle data fields up to 8-bits wide
(Reader Interface, Continued)

b) Bidirectional control of tape movement
c) Able to operate in either the interrupt mode or under sole control of the "skip" line.
d) Able to report up to two status bits of which one will cause a program interrupt to the RP-16 providing interrupts are unmasked and enabled.
e) Single character buffering of the data

Punch Interface

The perforated Tape Punch portion of the Interface possesses the following functional characteristics:

a) Able to perforate tape with data fields up to 8 bits wide
b) Able to operate in either the interrupt mode or under the sole control of the "skip" line.
c) Able to report up to four bits of punch status of which three will cause a RP-16 program interrupt if interrupts are unmasked and enabled.
d) Single character buffering of the data.

1.1.3 Local Control Panel

The Local Control Panel (LCP) is a front mounted, 19-inch rack panel which contains the necessary switches, displays, and logic to manually control a μP. One LCP is provided with the CE system and will normally be mounted in the test set and connected to the test set μP. It could, however, be removed from the test set and connected to the CE μP for troubleshooting, if desired. Interface from the LCP to the μP is through four ribbon cables to an adapter card which plugs into the card cage adjacent to the CPU modules.

Panel Layout

Figure 1-1 shows a sketch of the front panel layout for the LCP. A bank of 16 lights (LED's) is provided to display selected data, while a bank of 16 toggle switches allows the operator to enter new data. Two rotary switches provide for Register Select and Mode Select. There is an Execute pushbutton, as well as a Power On light and a Run light.

Block Diagram

Figure 1-2 shows a block diagram of the LCP logic and its interface to the μP. The logic is contained on a PC board, which is mounted directly behind the LCP front panel. Lights and switches are directly mounted on the same PC board, minimizing assembly and inter-wiring time.
FIGURE 1-1
LCP LAYOUT SKETCH (NOT TO SCALE)
**Operation**

The following table enumerates the actions taken by the LCP, dependent on operator switch settings. In all cases, any of the data switches in the up position signifies a "logic 1", while the DOWN position indicates a "logic 0", for the corresponding bit position. The data lights and switches are arranged with MSB to the left.

**LCP OPERATIONS TABLE**

<table>
<thead>
<tr>
<th>STORE 1</th>
<th>N/A</th>
<th>Store contents of data switches in memory location specified by Control Panel Address Register (CPAR). Increment CPAR at end of cycle. Contents of new address are fetched and displayed.</th>
</tr>
</thead>
<tbody>
<tr>
<td>FETCH 1</td>
<td>N/A</td>
<td>Read contents of memory location specified by CPAR. Deposit in Control Panel Data Register (CPDR). Post-Increment CPAR. Data switches have no effect.</td>
</tr>
<tr>
<td>STORE</td>
<td>N/A</td>
<td>Same as STORE 1, except CPAR is not post-incremented. New contents of memory are fetched and displayed.</td>
</tr>
<tr>
<td>FETCH</td>
<td>N/A</td>
<td>Same as FETCH 1, except CPAR is not post-incremented.</td>
</tr>
<tr>
<td>ADDRESS SELECT</td>
<td>N/A</td>
<td>Store contents of Data Switches in CPAR. CPAR is displayed in Data Lights.</td>
</tr>
<tr>
<td>REGISTER SELECT</td>
<td>S</td>
<td>Store contents of switches in S. S displayed.</td>
</tr>
<tr>
<td></td>
<td>P</td>
<td>Store contents of switches in P. P displayed.</td>
</tr>
<tr>
<td></td>
<td>B</td>
<td>Store contents of switches in B. B displayed.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>Store contents of switches in X. X displayed.</td>
</tr>
<tr>
<td></td>
<td>A</td>
<td>Store contents of switches in A. A displayed.</td>
</tr>
<tr>
<td></td>
<td>E</td>
<td>Store contents of switches in E. E displayed.</td>
</tr>
<tr>
<td>MODE SELECT</td>
<td>REGISTER SELECT (continued)</td>
<td>EXECUTE: ACTION</td>
</tr>
<tr>
<td>---------------------</td>
<td>------------------------------</td>
<td>-----------------</td>
</tr>
<tr>
<td>ROTARY SWITCH</td>
<td>WR</td>
<td>Store contents of switches in WR. WR displayed.</td>
</tr>
<tr>
<td></td>
<td>AR</td>
<td>Store contents of switches in AR. AR displayed.</td>
</tr>
<tr>
<td>HALT</td>
<td>N/A</td>
<td>A 2-word instruction is sent to the Control Register of the CPU. The CPU is halted. Current contents of selected register are displayed.</td>
</tr>
<tr>
<td>RUN</td>
<td>N/A</td>
<td>A 2-word instruction is sent to the Control Register of the CPU. The CPU assumes the RUN state. CPU data bus is monitored in the Display Lights.</td>
</tr>
<tr>
<td>INR STEP</td>
<td>N/A</td>
<td>A 2-word instruction is sent to the Control Register of the CPU. The CPU assumes the RUN state for one(1) program instruction, then halts. Current contents of selected register are displayed.</td>
</tr>
<tr>
<td>MASTER CLEAR</td>
<td>N/A</td>
<td>MSTCH signal sent to CPU. Current contents of selected register are displayed.</td>
</tr>
</tbody>
</table>

1.2 CE Test Set Random Access Memory (RAM)

Two memory modules provide the 6144 words of 16 bit RAM for the Test Set Microprocessor. One module is a single port 2048 word by 16 bit MOS memory and the other is a dual port 4096 word by 16 bit MOS memory, using one port only. The memory I/O ports are connected to the test set local data bus which interfaces with the CE RAM external master port.

1.3 Test Set Memory Map

Figure 1-3 is a memory map of the combined CE and test set octal address spectrum. Test set memory addresses are contiguous from location 20000 through 33777.
1.3 Test Set Memory Map (Continued)

Test Set Interrupt Trap Addresses

The test set interrupt trap addresses are listed below in order of ascending priority.

<table>
<thead>
<tr>
<th>INTERRUPTS</th>
<th>ADDRESS</th>
<th>Level</th>
</tr>
</thead>
<tbody>
<tr>
<td>TTY</td>
<td>033610</td>
<td>1</td>
</tr>
<tr>
<td>Tape Reader</td>
<td>033620</td>
<td>2</td>
</tr>
<tr>
<td>BCH Encoder</td>
<td>033670</td>
<td>7</td>
</tr>
<tr>
<td>Demodulator</td>
<td>033740</td>
<td>12</td>
</tr>
<tr>
<td>* CE Error Int.</td>
<td>033750</td>
<td>13</td>
</tr>
<tr>
<td>Hung Bus Det.</td>
<td>033770</td>
<td>15</td>
</tr>
</tbody>
</table>

* Not Connected
Peripheral Addresses

Addresses 176000 to 17776 are reserved for hardware registers on the local data bus. Each register is accessed as a unique address in the overall address spectrum.

PERIPHERAL ADDRESSES

<table>
<thead>
<tr>
<th>Module</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>ALCM</td>
<td>176000</td>
</tr>
<tr>
<td>BCH Encoder</td>
<td>176020</td>
</tr>
<tr>
<td>Tape Reader</td>
<td>176120</td>
</tr>
<tr>
<td>Demodulator</td>
<td>176140</td>
</tr>
<tr>
<td>Encryptor Simulator</td>
<td>176160</td>
</tr>
<tr>
<td>Voice Simulator</td>
<td>176164</td>
</tr>
<tr>
<td>Pin Mask</td>
<td>177376</td>
</tr>
<tr>
<td>Boot Strap</td>
<td>177400</td>
</tr>
</tbody>
</table>

2.0 CE TEST SET BCH ENCODER

The test set BCH encoder module is a duplicate of the encoder module used in the CE. Refer to section B, 4.0 for functional details.

3.0 COMMAND ENCODER TEST SET DEMODULATOR

The Demodulator portion of the Test Set serves to decode the data contained in each of the seven (7) types of crosslink signals for transmission to the microprocessor to be evaluated. Depending on the transmission mode, data is either accumulated into words or sent bit-by-bit onto a common 16 bit data bus. An overview of the Test Set Demodulator showing its interfaces is shown in Figure 3-1.

3.1 Functional Description

The Demodulator Block Diagram in Figure 3-2 shows the functional blocks comprising the overall demodulator. The Analog Mux buffers all transmissions received on the crosslink line and sorts the conditioned signal to one of six bit/word clock and data detectors. The demodulated data from the detector in use is then loaded into a buffer for retrieval by the microprocessor.

The microprocessor is a natural for performing the comparison between intended data and that detected from the crosslink. However, it became necessary to compromise the bit-by-bit error detection because of high data rates in some modes. As a result, the word clock may load data in 1, 5 or 16 bit words onto the bus depending on the mode of operation.

Although each transmission mode is unique, there are similarities that allow sharing of common hardware since only one mode is active at a time. Those functions that utilize common hardware are as follows.
3.1 (Functional Description, Continued)

1. Input crosslink buffer used for all transmission modes
4. Register #3 (16 bits) provides first half of frame sync for NASA1 and ratio of subcarrier frequency to data rate for NASA6.
5. Register #4 (16 bits) provides remainder of NASA1 frame sync or NASA5 preset factor representing subcarrier frequencies and bit rate.
6. A common envelope detector is shared by NASA3 and NASA4.
8. A single set of tri-state drivers handles the demodulator data for all transmission modes.

3.2 Design Description

3.2.1 NASA1 (Fig. 3-3)

NASA1 data detection requires synthesizing a phase locked clock to strobe the B1-Ø-L transmitted signal. Advance knowledge of the sub-carrier frequency and an initialization of one second of ones allows time for a phase locked loop (PLL) to generate the proper frequency, lock onto the incoming data and correct for inverse phasing. Upon proper bit detection, a bit-by-bit search for a frame sync is conducted by comparing programmed 32 bit pattern against the sequence of transmitted data. After detection of frame sync, data bits are accumulated and loaded into registers as 16 bit words for transmission to the microprocessor for evaluation. The NASA1 Demod Flow Chart in Figure 3.4 and Timing Diagram in Figure 3-5 clarify the NASA1 data recovery.

3.2.2 NASA2

The 70KHz FM sub-carrier with 5KHz deviation is transformed by a Frequency to Voltage converter (ref. Fig. 3-6) into the composite of a 1KHz sine wave 100% phase modulated 2KHz sub-carrier. Two threshold detectors establish a counting period for determination of the number of zero crossings derived from a third threshold detector. Each data bit is determined by a logical comparison of the number of zero crossings to the number two. A logic zero will produce one (1) zero crossing whereas a logic one produces three (3) during the counting interval. The termination of an initialization sequence is detected upon receipts of a logic zero following NLT one second of logic ones. Thereafter successive data bits are stored in multiples of five (5) and loaded onto the data bus from a storage register upon request. The NASA2 Flowchart shown in Figure 3-7 and Timing Diagram in Figure 3-8 explain the logical extraction of data.
Figure 3-4

CROSSLINK DATA

BUFFER DATA GEN. ZERO XINGS

GENERATE BIT CLOCK & DATA

FRAME Sync DETECTED?

YES

COUNT TO 16

LOAD DATA INTO REGISTER

GENERATE INTERRUPT

WAIT FOR FETCH

LOAD DATA ONTO BUS

LOAD S.C. FREQ.

LOAD FRAME SYNC.
Transmitted Data:
- ZERO
- ZERO
- ONE
- ONE
- ZERO
- ONE
- ZERO
- ONE

Output from
FREQ. to Voltage
Converter:

Vth+

Start = signal exceeds Vth+, Stop = signal exceeds Vth-

Zero Crossings
Number of
Zero Crossings
Between Start/Stop

Logic Zero = <2
Logic One = >2

Receives Logic Zero

One
One
Three
Three
One
Three
One
Zero
One
Zero

NASA 2
DETECTION

Figure 3-8
3.2.3 NASA3

The selection of which of 22 possible frequencies occurs in each tone burst is made by counting the number of zero crossings that occur in a 0.5 second interval (fig. 3-9). In lieu of an accurate timer, the total number of zero crossings is divided by the ratio of the length of the tone burst to one-half second.

Digital comparators sort the measured tone into either an Address or Execute category. A 256 x 4 PROM then selects which of 15 Address tones or which of 7 Execute tones applies (ref. fig. 3-10). A word clock loads the 5 bits defining the frequency of each tone burst into a register for interrogation by the microprocessor. The NASA3 Flowchart and Timing Diagram are shown in figures 3-11 and 3-12, respectively.

3.2.4 NASA4

In order to sort the three possible types of tone burst into a sync., one or zero, the number of zero crossings are counted and digitally compared twice. Detection of a sync. bit inhibits the word clock which loads the one or zero data bits into a register for bit-by-bit evaluation by the microprocessor (refer to figures 3-13, 3-14, and 3-15).

3.2.5 NASA5

Detection of NASA5 data bits requires distinguishing changes in the sub-carrier frequency with the bit times determined by the modulation frequency (refer to figure 3-16, 3-17 and 3-18). Although the phasing of the modulation envelope may vary with respect to the bit times, the peak half of the modulation always occurs within a single bit time. The state of each bit is therefore detected by counting the zero crossings of the sub-carrier during that time of the peak half of the modulation. Comparison of the measured frequency to a preloaded number representing the average of the frequencies for data zero and data one sorts the transmitted data for bit-by-bit evaluation by the microprocessor.

3.2.6 NASA6

NASA6 transmitted data bit detection is comparable to that of NASA1 but with the PLL divided to a programmed frequency corresponding to the NASA6 sub-carrier frequency. Multiples of cycles of the sub-carrier for each bit time occur at a programmed rate. In lieu of a frame sync. pattern, end of the initialization is detected upon receipt of the first logic zero. Data is then accumulated into a 16 bit word as in NASA1 for retrieval and evaluation by the microprocessor (refer to figures 3-19 through 3-22).

3.2.7 DOD1-13

Detection of DOD data requires determining which of three sub-carrier frequencies occur during each bit time (refer to figures 3-23, 3-24 and 3-25). Two bit times occur for each cycle of the triangle modulation of the sub-carrier, which is also skewed with respect to bit time. Although
NASA 3 SIGNAL DESCRIPTION

4 bits (0000 not used) determine which of 15 address tones is generated
3 bits (000 not used) determines execute tone

Turn on, turn off and selection of tone to be in controller function

Duration of Blank (i.e., no signal) = 0.5 sec. (constant)
Duration of Tone Burst = \( \Delta \) where \( \Delta = 0.5, 1.0, 1.5, 2.0, 2.5, 3.0 \) or 3.5 sec (is specified in bits 24-31 of CE command instruction)

Address consists of 1 burst, 8F
One of 10.25 Hz
The following 1097
1179
1262
1345
1428
1511
1594
1677
1760
1843
1926
2009
2092
2175 Hz

Execute consists of up to 3 tone bursts
of the following frequencies
2000 Hz
2278
2556
2834
3112
3390
3668
3856 Hz

FIG. 3-10

REV: 75-10  Rev. 1 - 21 Feb 75
Rev. Feb 75
CROSSLINK DATA

BUFFER DATA
GENERATE ZERO XINGS
GENERATE ENVELOPE

COUNT ZERO XINGS
IN ENVELOPE

DIVIDE ZERO XINGS
BY 64

DIVIDE BY 1-7
DEPENDENT ON
PULSE LENGTH

COUNT

IS TONE IN
EXECUTE LIST?

NO

YES

Pick 1 of 7
EXECUTE TONES

Pick 1 of 15
ADDRESS TONES

LOAD 5 BIT WORD
INTO REGISTER

GENERATE INTERRUPT

WAIT FOR FETCH

LOAD DATA
ONTO BUS

LOAD PULSE
LENGTH

Figure 3-11

NASA 3 DEMOD FLOW CHART

ENGINEERING SKETCH ONLY
DATA CLOCK & PRESET GENERATOR (N3-N4-N5-DOD) TIMING DIAGRAM

INPUTS
N3 VAL, N4 VAL, (G1-6)
N5 VAL, DOD VAL
N3 ENV, (G1-10)
N4 ENV,
N5 ENV, DOD ENV
ZXINGS (F1-3)

OUTPUTS
PRES CK (99)
COUNT (97)
PRESET (98)
D1-Q (D1-13)
DATA CK (51)

Fig. 3-12
Logic Zero = 36 zero crossings
Logic One = 72 zero crossings
Logic Sinc. = 108 zero crossings

NASA 4 Crosslink Tone Burst

Buffer & Conditioner

 Divide by 8

Counter

Comparator

Buffer

Data Clock & Preset Gen.

Control Logic

SYNC = 11

< ONE < 11

HD Closs

Bus Driver

DATA BUS
Expanded Portion of Message

Each bit duration = 72 μs

Tone burst of frequency F = 7000 Hz

Assume address word is 01101111

Address Word (8 bits)

Address Word (repeated)

Complete message is as follows: B = Blank, S = Sync.

<table>
<thead>
<tr>
<th>B</th>
<th>8 Bit Address Word</th>
<th>B</th>
<th>8 Bit Address Word</th>
<th>B</th>
<th>8 Bit Execute Word</th>
<th>B</th>
<th>8 Bit Execute Word</th>
<th>B</th>
<th>8 Bit Execute Word</th>
<th>B</th>
<th>8 Bit Execute Word</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

WILL CONTAIN 2 or 6

WILL CONTAIN

4 BLANKS

AND

4 ONES

Time duration of pulse and blanks

CONTROLLED BY M 5N REGISTERS IN

MODULATOR

Summary:

A. 4 possible symbols transmitted
   1. Blank - no signal
   2. Sync - 54 cycles of sub-carrier
   3. One - 36 cycles of sub-carrier
   4. Zero - 18 cycles of sub-carrier

B. Frequency of sub-carrier fixed in range from 7000 Hz to 11024 Hz

Figure 3-14

Page 11, Rev. 18 Feb 75

Page 11, Rev. 75-10 Rev. 18 Feb 75
Figure 3-15

Cross multiply data

Buffer data
Generate envelope
Generate zero crossings

Divide zero crossings in env. by 8

Count

Is count < 6 ?
Yes (data = zero)

Load data into reg.
Generate interrupt

Is count >= 6 < 11 ?
Yes (data = one)

Inhibit word clock

Is count > 11 ?
Yes (data = sync)

Load data (1 bit) onto bus

Wait for fetch
NASA 5 CROSSLINE

Buffer

Counter

Comparator

Preload
Mean no. of zero crossings
of logic one and zero
during Ka bit time

Count < Preload = Logic one (lowest level)
Count > Preload = Logic zero (high level)

Buffer

Bus

Driver

DATA BUS

DATA CLOSE

Preset

CONTROLS

Preset GND

CONTROL LOGIC

PARTS LIST

QUANTITY CODE

IDENTIFICATION NO.

PART NO. OR

DRAWING OR

REVISIONS

CODE

IDENTIFICATION NO.

DRAWING OR

DESCRIPTION

NOMENCLATURE OR

CONTR

SPECIFICATION NO.

QUANTITY CODE

IDENTIFICATION NO.

DRAWING OR

DESCRIPTION

NOMENCLATURE OR

CONTR

SPECIFICATION NO.

RAYTHEON

RAYTHEON COMPANY

LEHIGH, MARYLAND 20032

NASA 5 DEMODULATOR

FUNCTIONAL BLOCK DIAGRAM

PARTS LIST

QUANTITY CODE

IDENTIFICATION NO.

PART NO. OR

DRAWING OR

REVISIONS

CODE

IDENTIFICATION NO.

DRAWING OR

DESCRIPTION

NOMENCLATURE OR

CONTR

SPECIFICATION NO.

RAYTHEON

RAYTHEON COMPANY

LEHIGH, MARYLAND 20032

NASA 5 DEMODULATOR

FUNCTIONAL BLOCK DIAGRAM

PARTS LIST

QUANTITY CODE

IDENTIFICATION NO.

PART NO. OR

DRAWING OR

REVISIONS

CODE

IDENTIFICATION NO.

DRAWING OR

DESCRIPTION

NOMENCLATURE OR

CONTR

SPECIFICATION NO.

RAYTHEON

RAYTHEON COMPANY

LEHIGH, MARYLAND 20032

NASA 5 DEMODULATOR

FUNCTIONAL BLOCK DIAGRAM

PARTS LIST

QUANTITY CODE

IDENTIFICATION NO.

PART NO. OR

DRAWING OR

REVISIONS

CODE

IDENTIFICATION NO.

DRAWING OR

DESCRIPTION

NOMENCLATURE OR

CONTR

SPECIFICATION NO.

RAYTHEON

RAYTHEON COMPANY

LEHIGH, MARYLAND 20032

NASA 5 DEMODULATOR

FUNCTIONAL BLOCK DIAGRAM

PARTS LIST

QUANTITY CODE

IDENTIFICATION NO.

PART NO. OR

DRAWING OR

REVISIONS

CODE

IDENTIFICATION NO.

DRAWING OR

DESCRIPTION

NOMENCLATURE OR

CONTR

SPECIFICATION NO.

RAYTHEON

RAYTHEON COMPANY

LEHIGH, MARYLAND 20032

NASA 5 DEMODULATOR

FUNCTIONAL BLOCK DIAGRAM

PARTS LIST

QUANTITY CODE

IDENTIFICATION NO.

PART NO. OR

DRAWING OR

REVISIONS

CODE

IDENTIFICATION NO.

DRAWING OR

DESCRIPTION

NOMENCLATURE OR

CONTR

SPECIFICATION NO.

RAYTHEON

RAYTHEON COMPANY

LEHIGH, MARYLAND 20032

NASA 5 DEMODULATOR

FUNCTIONAL BLOCK DIAGRAM

PARTS LIST

QUANTITY CODE

IDENTIFICATION NO.

PART NO. OR

DRAWING OR

REVISIONS

CODE

IDENTIFICATION NO.

DRAWING OR

DESCRIPTION

NOMENCLATURE OR

CONTR

SPECIFICATION NO.

RAYTHEON

RAYTHEON COMPANY

LEHIGH, MARYLAND 20032

NASA 5 DEMODULATOR

FUNCTIONAL BLOCK DIAGRAM

PARTS LIST

QUANTITY CODE

IDENTIFICATION NO.

PART NO. OR

DRAWING OR

REVISIONS

CODE

IDENTIFICATION NO.

DRAWING OR

DESCRIPTION

NOMENCLATURE OR

CONTR

SPECIFICATION NO.

RAYTHEON

RAYTHEON COMPANY

LEHIGH, MARYLAND 20032

NASA 5 DEMODULATOR

FUNCTIONAL BLOCK DIAGRAM

PARTS LIST

QUANTITY CODE

IDENTIFICATION NO.

PART NO. OR

DRAWING OR

REVISIONS

CODE

IDENTIFICATION NO.

DRAWING OR

DESCRIPTION

NOMENCLATURE OR

CONTR

SPECIFICATION NO.

RAYTHEON

RAYTHEON COMPANY

LEHIGH, MARYLAND 20032

NASA 5 DEMODULATOR

FUNCTIONAL BLOCK DIAGRAM

PARTS LIST

QUANTITY CODE

IDENTIFICATION NO.

PART NO. OR

DRAWING OR

REVISIONS

CODE

IDENTIFICATION NO.

DRAWING OR

DESCRIPTION

NOMENCLATURE OR

CONTR

SPECIFICATION NO.

RAYTHEON

RAYTHEON COMPANY

LEHIGH, MARYLAND 20032

NASA 5 DEMODULATOR

FUNCTIONAL BLOCK DIAGRAM

PARTS LIST

QUANTITY CODE

IDENTIFICATION NO.

PART NO. OR

DRAWING OR

REVISIONS

CODE

IDENTIFICATION NO.

DRAWING OR

DESCRIPTION

NOMENCLATURE OR

CONTR

SPECIFICATION NO.

RAYTHEON

RAYTHEON COMPANY

LEHIGH, MARYLAND 20032

NASA 5 DEMODULATOR

FUNCTIONAL BLOCK DIAGRAM

PARTS LIST

QUANTITY CODE

IDENTIFICATION NO.

PART NO. OR

DRAWING OR

REVISIONS

CODE

IDENTIFICATION NO.

DRAWING OR

DESCRIPTION

NOMENCLATURE OR

CONTR

SPECIFICATION NO.

RAYTHEON

RAYTHEON COMPANY

LEHIGH, MARYLAND 20032

NASA 5 DEMODULATOR

FUNCTIONAL BLOCK DIAGRAM

PARTS LIST

QUANTITY CODE

IDENTIFICATION NO.

PART NO. OR

DRAWING OR

REVISIONS

CODE

IDENTIFICATION NO.

DRAWING OR

DESCRIPTION

NOMENCLATURE OR

CONTR

SPECIFICATION NO.

RAYTHEON

RAYTHEON COMPANY

LEHIGH, MARYLAND 20032

NASA 5 DEMODULATOR

FUNCTIONAL BLOCK DIAGRAM

PARTS LIST

QUANTITY CODE

IDENTIFICATION NO.

PART NO. OR

DRAWING OR

REVISIONS

CODE

IDENTIFICATION NO.

DRAWING OR

DESCRIPTION

NOMENCLATURE OR

CONTR

SPECIFICATION NO.
Complete NASA 5 Command Format

<table>
<thead>
<tr>
<th>INITIALIZATION</th>
<th>MESSAGE</th>
<th>TERMINATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>13 EROS</td>
<td>7 Bits Address</td>
<td>Command</td>
</tr>
</tbody>
</table>

Where $n$ is an integer $2 \leq n \leq 64$
but is fixed for any particular system

For 50% Amplitude Modulation, $A_2$ Amplitude (modulation amplitude) = 0.5 $A_2$ Amplitude (subcarrier amplitude)

Modulation frequencies allowable (fixed for each particular system) are $2^n$ bits/sec where $n$ is an integer $3 \leq n \leq 10$
and 100 bits/sec where $n$ is an integer $15 \leq n \leq 12$

Figure 3-17
Figure 3-18
NASA 6
(GENERALIZED NASA 1)

In NASA 1 (Bi-φ-L), \( \frac{\text{Bit Time}}{\text{Period of Sub Carrier}} = 2^0 = 1 \)

In NASA 6:

\[ 2^1 \leq \frac{\text{Bit Time}}{\text{Period of Sub Carrier}} \leq 2^7 (2048) \]

\[ 2^1 \leq \text{Frequency of Sub Carrier (Sq. Wave)} \leq 2^{12} (4096 \text{ Hz}) \]

\[ 2^0 \leq \text{Frequency of Data Bits} \leq 2^7 (2048 \text{ Hz}) \]

---

**Sub carrier**

---

**Data**

\( \text{Bit Time} = 2^{2.4} \)

Period of S.C. = 2^{2.4}

---

**Encoded Data**

---

**NASA 6 SIGNAL DESCRIPTION**

---

Figure 3-20

2-147
Figure 3-21

1. CROSSLINK DATA
2. Buffer Data
   Generate Zero Crossings
3. Generate Transmitted Bit Clock & Data
4. Has initialization buzzer been detected?
   NO
5. LOAD SUBCARRIER FREQ.
6. Generate Word Clock & Data
7. Load Data (16 bits) into register
8. Generate Interrupt
9. Wait for fetch
10. Load Data onto bus

Legend:
- LOAD S.C. FREQ. DATA RATE
- LOAD SUBCARRIER FREQ.
**NASA 1/NASA 6 DEMODULATOR TIMING**

Detected Events by Demodulator

**NASA 1**
- **LD S.C. FREQ**
- **LD S.C. FREQ DATA RATE** (NASA 2 ONLY)
- **LD FRAME SYNCH-A** (NASA 1 ONLY/MICRO PROCESSOR)
- **LD NI or NG VALID**
- **NI INITIALIZATION**
  - Consists of NIL 16 continuously transmitted ones
  - For NIL one second (16 cycles of sub-carrier-NIL
  - Not necessarily 16 data ones of NASA 6)

**Transmitted BIT CK VALID**

**TR BIT CK**

**NI BIT CK**

**SEARCH FOR FRAME SYNCH**

**COMPLETE**

**COUNT 16 BITCKS**

**WORD CK/INTERRUPT**

**WAIT FOR A TRANSMITTED ZERO**

**TR INIT ZERO DETECTED**

**COUNT S.C. FREQ DATA RATE**

**NUMBER OF TRANSMITTED BITS PER DATA BIT**

Initialisation/Frame Sync Complete

**NASA 6**

**NG INITIALIZATION**

- Consists of NIL Initialisation
- String of ones followed by
- A data zero (no frame sync pattern)

**DATA ZERO** = \( \frac{S.C. FREQ \times \text{DATA RATE}}{S.C.F./D.R.} \times \text{TRANSMITTED ZEROS} \)

**NG BIT CK**

**COUNT SCF/DC**

**COUNT SCF/DR**

**COUNT SCF/DR**

**COUNT SCF/DR**

**COUNT 16 NG BITCKS**

**COUNT 16 NG BITCKS**

**NG WORD CK/INTERRUPT**

**Fig. 3-22**
Space Frequency = 65 kHz
Zero Frequency = 76 kHz
One Frequency = 95 kHz

Frequency of subcarrier varies with desired logic state (3)

Subcarrier 3 frequencies

Logic States
Space Space Space Space Space One Zero One Space Zero Space One

Triangular Modulation Frequency
500 Hz or 1 kHz

Relative logic zero crossover

For 50% amplitude modulation, $A_2$ amplitude = 0.5 $A_1$ amplitude

Amplitude of subcarrier is varied by the triangular modulation frequency.

Modulated Output
Sum of subcarrier and triangular modulation frequencies

Bit rate = 1 kbps or 2 kbps = 2 x Mod. Freq.

Bit times

For Figure 3-24

Signal Description

DOD 1-13

Original page 13

Little page 23

Reported to

Ref. 1.14

File 15Feb75
CROSS SUM DATA

BUFFER DATA
GENERATE ENVELOPE
GENERATE ZERO CROSSINGS

COUNT
ZERO XINGS IN ENVE

SUBTRACT 16
DIVIDE REMAINDER BY 2

IS COUNT < 7?
YES DATA = SPACE

IS COUNT > 9?
YES DATA = ONE

IS COUNT > 7 < 9?
YES DATA = ZERO

LOAD DATA
(2 Bits)
INTO REGISTER

GENERATE INTERRUPT

WAIT FOR FETCH

LOAD DATA
INTO BUS

Figure 3-25
3.2.7 (DOD1-13, Continued)

the modulation frequency may be either 500Hz or 1kHz, both zero crossings (i.e. the positive going and the negative going) occur 6/10ths of the way into a bit time. The resultant 4/10ths of a bit time, or NLT 200 microseconds, is used to sample the sub-carrier frequency each bit time. Two data lines, representing space, one or zero are clocked into registers for bit-by-bit sampling by the microprocessor.

3.3 Initialization Requirements  (Refer to Fig. 3-26)

3.3.1 NASA1 with Voice (40.330 KHz)

<table>
<thead>
<tr>
<th>ADDRESS</th>
<th>NAME</th>
<th>DATA (OCTAL)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. 176141</td>
<td>Load S.C. Freq.</td>
<td>000367</td>
</tr>
<tr>
<td>2. 176143</td>
<td>Load Reg. 4</td>
<td>First 16-bits of Frame Sync* (MSB = CBD15, LSB = CBD00)</td>
</tr>
<tr>
<td>3. 176142</td>
<td>Load Reg. 3</td>
<td>Remainder of Frame Sync*</td>
</tr>
<tr>
<td>4. 176140</td>
<td>Load Control Reg.</td>
<td>100000</td>
</tr>
</tbody>
</table>

*Cannot be all ones

3.3.2 NASA1 without Voice (8.066 KHz)

<table>
<thead>
<tr>
<th>ADDRESS</th>
<th>NAME</th>
<th>DATA (OCTAL)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. 176141</td>
<td>Load S.C. Freq.</td>
<td>000267</td>
</tr>
<tr>
<td>2. 176143</td>
<td>Load Reg. 4</td>
<td>First 16-bits of Frame Sync*</td>
</tr>
<tr>
<td>3. 176142</td>
<td>Load Reg. 3</td>
<td>Remainder of Frame Sync</td>
</tr>
<tr>
<td>4. 176140</td>
<td>Load Control Reg.</td>
<td>100000</td>
</tr>
</tbody>
</table>

3.3.3 NASA2

1. 176140 | Load Control Reg. | 040000         |

3.3.4 NASA3

1. 176140 | Load Control Reg. | TONE LENGTH     DATA   |
|          |                   | 0.5 sec. | 020740 |
|          |                   | 1.0 sec. | 020700 |
|          |                   | 1.5 sec. | 020640 |
|          |                   | 2.0 sec. | 020600 |
|          |                   | 2.5 sec. | 020540 |
|          |                   | 3.0 sec. | 020500 |
|          |                   | 3.5 sec. | 020440 |
## Demodulator Register & Addresses

### Data Formats

| **Address** | **Name** | **15** | **14** | **13** | **12** | **11** | **10** | **9** | **8** | **7** | **6** | **5** | **4** | **3** | **2** | **1** | **0** |
|-------------|----------|--------|--------|--------|--------|--------|--------|------|------|------|------|------|------|------|------|------|
| **Load's**  | 176140   | Control Reg. | N1 | N2 | N3 | N4 | N5 | N6 | D0 | D1 | D2 | D3 |... |... |... |... |
|             | 176141   | N1 | N2 | NSC | Face |... |... |... |... |... |... |... |... |... |... |... |
|             | 176142   | REGISTER 3 |... |... |... |... |... |... |... |... |... |... |... |... |... |... |
|             | 176143   | REGISTER 4 |... |... |... |... |... |... |... |... |... |... |... |... |... |... |
|             | 176144   | TEST DATA |... |... |... |... |... |... |... |... |... |... |... |... |... |... |
|             | 176145   | TEST CLOCK |... |... |... |... |... |... |... |... |... |... |... |... |... |... |
| **Read's**  | 176147   | DATA WORD |... |... |... |... |... |... |... |... |... |... |... |... |... |... |
|             | NASA 1   |... |... |... |... |... |... |... |... |... |... |... |... |... |... |
|             | NASA 2   |... |... |... |... |... |... |... |... |... |... |... |... |... |... |
|             | NASA 3   |... |... |... |... |... |... |... |... |... |... |... |... |... |... |
|             | NASA 4   |... |... |... |... |... |... |... |... |... |... |... |... |... |... |
|             | NASA 5   |... |... |... |... |... |... |... |... |... |... |... |... |... |... |
|             | NASA 6   |... |... |... |... |... |... |... |... |... |... |... |... |... |... |
|             | DOD 1-13 |... |... |... |... |... |... |... |... |... |... |... |... |... |... |

**X** = AMBIGUOUS/DON'T CARE

**Figure 3-26**
<table>
<thead>
<tr>
<th>ADDRESS</th>
<th>NAME</th>
<th>DATA (OCTAL)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.3.5</td>
<td>NASA4</td>
<td></td>
</tr>
<tr>
<td>1. 176140</td>
<td>Load Control Reg.</td>
<td>010000</td>
</tr>
<tr>
<td>3.3.6</td>
<td>NASA5</td>
<td></td>
</tr>
</tbody>
</table>
| 1. 176143 | Load Reg. 4         | F_1 + F_2  
               | (F_1, F_2, Bit Rate in hertz) |
|          |                     | 2(bit rate)  |
|          |                     | with LSB = 2^6 |
|          |                     | MSB = 2^10   |
| 2. 176140 | Load Control Reg.  | 004000       |
| 3.3.7    | NASA6               |
| 1. 176141 | Load S.C. Freq.    | S.C. FREQ.   |
|          |                     | DATA         |
|          |                     | 4096 000373  |
|          |                     | 2048 000353  |
|          |                     | 1024 000313  |
|          |                     | 512 000213   |
|          |                     | 256 000375   |
|          |                     | 128 000355   |
|          |                     | 64 000315    |
|          |                     | 32 000215    |
|          |                     | 16 000356    |
|          |                     | 8 000336     |
|          |                     | 4 000276     |
|          |                     | 2 000176     |
| 2. 176142 | Load Reg. 3        | S.C. FREQ/DATE RATE | DATA |
|          |                     | 2048 174000  |
|          |                     | 1024 176500  |
|          |                     | 512 177000   |
|          |                     | 256 177400   |
|          |                     | 128 177600   |
|          |                     | 64 177700    |
|          |                     | 32 177740    |
|          |                     | 16 177760    |
|          |                     | 8 177770     |
|          |                     | 4 177774     |
|          |                     | 2 177776     |
| 3. 176140 | Load Control Reg.  | 002000       |
| 3.3.8    | DOD 1-13            |
| 1. 176140 | Load Control Reg.  | 001000       |
3.4 Output Data Definitions

NASA 1  MSB = (16n+1) th bit after Frame Sync detected
       LSB = (16n+16) th bit after Frame Sync detected
       Where n = 0,1,2,3...........

NASA 2  MSB = (5n+1) th bit following initialization of ONES
       LSB = (5n+5) th bit following initialization of ONES
       Where n = 0,1,2,3...........
       (First word after initialization must start with a ZERO)

NASA 3  Frequency of Tone Burst  MSB  LSB
       1025  0  0001
       1097  0  0010
       1174  0  0011
       1262  0  0100
       1352  0  0101
       1447  0  0110
       1549  0  0111
       1750  0  1000
       1860  0  1001
       2000  1  0001
       2270  1  0010
       2650  1  0011
       3000  1  0100
       3305  1  0101
       3621  1  0110
       3850  1  0111
       4250  0  1010
       4550  0  1011
       5155  0  1100
       5451  0  1101
       5790  0  1110
       6177  0  1111

NASA 4  Zero = 18 cycles = Logic 0 (CBD0)
       One = 36 cycles = Logic 1 (CBD1)
       Sync = 54 cycles = Transmission inhibited

NASA 5  Lower Frequency = Logic 1 (CBD1)
       Higher Frequency = Logic 0 (CBD0)

NASA 6  MSB = (16n+1) th bit after first ZERO following
       initialization of ONES
       LSB = (16n+16) th bit after first ZERO following
       initialization of ONES
       Where n = 0,1,2,3..........

DOD 1-13 If CBD01 = Logic ZERO, then CBD00 = Valid Data
       (ZERO = 76 KHz, ONE = 95 KHz)
       If CBD01 = Logic ONE, Data = SPACE (65 KHz)
3.5 Test Set Limitations

3.5.1 NASA1 and NASA6

A potential for improper data decoding of NASA 1 and NASA 6 modes exists if the phase locked oscillator fails to lock onto and distinguish from zeroes with logic ones transmitted during the initialization period. The effects of parameter variations due to temperature, voltage, aging, etc. has not been evaluated. If incorrect data detection occurs during the initialization, lack of detection of the frame sync will inhibit all word clock interrupts.

3.5.2 NASA5

Proper detection has limitations imposed by the wide range of arbitrary modulation and sub-carrier frequencies; namely:

a. Modulation frequency range - 8Hz to 1200 Hz
b. Sub-carrier frequency range - 7000 Hz to 21000 Hz
c. Separation between sub-carrier frequencies corresponding to a logic 0 and 1 - Unspecified

Hardware limitations preclude the use of many filters required to extract the modulation envelope necessary for decoding the data over the wide range of allowable modulation frequencies (2 1/2 octaves). However, the use of a frequency counter and oscilloscope has verified the command encoder is generating the proper crosslink waveforms.

3.6 Test Set Demodulator Functional Breakdown

BOARD #1
(T.S. 01) 893206 (3 sheets)

Input Buffer & Conditioning Zero Crossing Generator
(N1, N3, N4, N5, N6, DOD)

Input Signal Sorting

NASA 2 Data Detection, Accumulation and Word Clock Generation

Data Bus Buffering & Control Register

BOARD #2
(T.S. 04) 893207 (3 sheets)

NASA/NASA 6 Bit Clock Generation & Transmitted Data Detection

NASA 1 Frame Sync Detection

Data Register #3 (Shared NASA 1 Frame Sync or NASA 6 Subcarrier/Data Rate Ratio)

Data Register #4 (Shared NASA 1 Frame Sync or NASA 5 Preset)

NASA 1/ NASA 6 Data Accumulation and Word Clock Generation

2-157
3.6 (Test Set Demodulator Functional Breakdown, Continued)

<table>
<thead>
<tr>
<th>BOARD #63</th>
<th>Data Clock &amp; Preset Generation (N3, N4, N5, DOD)</th>
</tr>
</thead>
<tbody>
<tr>
<td>(T.S. 06)</td>
<td>NASA 3 &amp; NASA 4 Modulation Envelope Detection</td>
</tr>
<tr>
<td>893208 (5 sheets)</td>
<td>NASA 3 Tone Selection and Word Clock Generation</td>
</tr>
<tr>
<td></td>
<td>NASA 4 Tone Selection and Word Clock Generation</td>
</tr>
<tr>
<td></td>
<td>NASA 5 Modulation Envelope Detection</td>
</tr>
<tr>
<td></td>
<td>NASA 5 Data Detection &amp; Word Clock Generation</td>
</tr>
<tr>
<td></td>
<td>DOD Modulation Envelope Detection</td>
</tr>
<tr>
<td></td>
<td>DOD Data Detection &amp; Word Clock Generation</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Board #64</th>
<th>Interrupt, Address and Control Logic</th>
</tr>
</thead>
<tbody>
<tr>
<td>(T.S. 08)</td>
<td>Manual Test Data Interface</td>
</tr>
<tr>
<td>893209 (3 sheets)</td>
<td>Output Data Sorting and Buffer Register</td>
</tr>
<tr>
<td></td>
<td>Data Bus Drivers</td>
</tr>
</tbody>
</table>

4.0 DIGITAL VOICE AND ENCRYPTER SIMULATOR MODULE

This section describes the design and implementation of the Digital Voice Generator and Encrypter Simulator module required in the Command Encoder (CE) Test Set. The Digital Voice Generator enables the uP to insert simulated digital voice in the NASA 1 output data messages, while the Encrypter Simulator serves to verify operation of the CE Encrypter Interface logic.

4.1 Digital Voice Generator, General Description

The digital voice generator enables the uP to insert simulated digital voice in the NASA 1 output messages and hence compare the received baseband demodulator output with that transmitted. The generator, shown in the functional block diagram of Figure 4-1, provides up selection from one of three fixed data patterns for serial transmission to the CE Digital Voice Interface unit.
4.2 Digital Voice Generator Detailed Description

The digital Voice generator provides simulated serial data patterns to the CE voice interface unit at a 32 KHz rate. Three fixed data patterns are provided; 1010 --, 001100 -- --, and a walking "1" pattern, with selection under control of the test uP.

Pattern selection is performed by issuing a uP read instruction from address 176164, 65 or 66, depending upon the pattern desired. The detailed block diagram of Figure 4-2 shows the logic referenced in the following discussion.

4.2.1 Pattern 1010 -- -- and 001100 -- -- Generation

A four stage counter (A) is incremented on the leading edge of each data voice clock. The first three outputs of the counter serve as address signals for two 8/1 multiplexing units. One multiplexer has inputs alternately connected in a 01010101 pattern, while the other is connected in a 00110011 pattern. Multiplexer outputs are gated by the pattern
4.2.1 (Pattern 1010 - - - and 001100 - - - Generation, Continued)

selection control logic, allowing the selected multiplexer output to be
transmitted to the CE voice interface unit.

4.2.2 Walking Bit Pattern Generation

The walking bit pattern starts with a "1" in the first bit position of the
first voice word to be included in the NASA 1 format with digital voice.
In the second word the "1" will appear in the second bit position, and so
on. Since there are eight contiguous voice words in each digital voice
block of the output message, the walking bit would normally advance only
to the eighth bit position and then restart at bit position one of the
next block. A second walking bit has therefore been included to start
at position eight and advance with each word to the sixteenth bit position.

The walking bit generator employs two 8-bit parallel input shift registers,
two 1/8 demultiplexers and a 3 stage counter (B). At the start of the
voice sequence, the demultiplexers address counter is initialized to zero
count, resulting in a logic "1" being loaded into each shift register
eight bit position. The shift registers are then shifted sixteen times
with the voice clock and the output gated to the interface driver. A
carryout signal is generated by counter A on the sixteenth clock pulse,
incrementing counter B one count. The demultiplexer outputs are now
loaded into bit position seven of each shift register, and the sequence
is repeated. A timing diagram for the digital voice generator logic is
shown in Figure 4-3.

4.2.3 Clear Function

The voice generator logic can be cleared either by a programmed clear to
memory address 1761667, or by the master clear control line signal (MSTCL-)
activated by a local control panel switch setting.

4.2.4 Digital Voice Generator Interface

The digital voice generator interface with the CE consists of input
voice clock and a serial data output port. The input clock is a 32.264
KHz ± 0.005% square wave signal. A logic "0" = 0.0 volts ± 0.5 volts
and a Logic "1" = 5.0 volts ± 1.0 volts. The input signal is fed into a
differential line receiver, while a differential line driver transmits the
serial data out. Both interface lines are twisted pairs.

4.3 Encrypter Simulator

The primary function of the encrypter simulator is to only verify the operation
of the encrypter interface signals. Accordingly, the interface simply contains
logic that, under control of the test set operator, either repeats or inverts
the incoming data, and retransmits it back to the CE.
Fig. 4-2

Digital Voice Generator Detailed Block Diagram.
Fig 4-3  Digital Voice Generator Timing
4.3.1 Detailed Description

As shown in Figure 4-4, the leading edge of the input clock strobes the incoming data into three D-type flip-flops. If the "S" signal is a logical one, the data is returned to the CE unmodified. If the "S" signal is a zero, the "1" / "0" data is either returned or interchanged (via the 2/1 multiplexers) depending upon the state of the single bit control flip-flop set by the up.

Encrypter Simulator Interface

The input interface consists of four signals: data "I", data "0", data clock, and "S". The output interface consists of a data "I" out, data "0" out, and "S" out. Line drivers and receivers are differential, and interface cabling consists of seven twisted pairs in an overall shield.

4.4 Voice Generator and Encrypter Simulator Interface Addressing

Address decode logic is common to both units. The decode logic is activated when the upper 13 address bits are 17616X and performs a further decode on the lower 3 bits to enable the appropriate control signals. A CBACK- signal is generated in response to a correctly addressed Load or Store signal. Table 4-1 lists the function generated by each address decode. Location 176164, 176165 and 176166 are unique to the voice generator logic, while 176160 addresses only the encrypter simulator. The program clear (location 176167) is common to both functions.

<table>
<thead>
<tr>
<th>Address</th>
<th>Function</th>
<th>Data Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>176160</td>
<td>Complement Encrypter Data</td>
<td>CED15- - - - - - - - - - - CED60</td>
</tr>
<tr>
<td>176161</td>
<td>Not Used</td>
<td></td>
</tr>
<tr>
<td>176162</td>
<td>Not Used</td>
<td></td>
</tr>
<tr>
<td>176163</td>
<td>Not Used</td>
<td></td>
</tr>
<tr>
<td>176164</td>
<td>Enable Voice 0011 - - - Pattern</td>
<td></td>
</tr>
<tr>
<td>176165</td>
<td>Enable Voice 0101 - - - Pattern</td>
<td></td>
</tr>
<tr>
<td>176166</td>
<td>Enable Voice Walking Bit Pattern</td>
<td></td>
</tr>
<tr>
<td>176167</td>
<td>Programmable Clear For Voice</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Generator &amp; Encrypter Simulator</td>
<td></td>
</tr>
</tbody>
</table>

TABLE 4-1
Fig. 4.4

Encryptor Simulator Detailed Block Diagram.
4.5 Detailed Logic Schematic

The detailed logic design for the voice generator and Encrypter simulator logic is shown on the two logic drawings listed below:

<table>
<thead>
<tr>
<th>DWG. NO.</th>
<th>SHEET #</th>
<th>LOGIC</th>
</tr>
</thead>
<tbody>
<tr>
<td>893203</td>
<td>1</td>
<td>Digital Voice Generator</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Encrypter Simulator and Address Logic</td>
</tr>
</tbody>
</table>

4.6 Miscellaneous Logic

Also located on this module are the following miscellaneous logic functions:

4.6.1 PHSI Clock Source

1 MHz PHSI clock source for the Test Set BCH Encoder, and the Hung Bus detector logic (Logic Sheet 2).

4.6.2 Hung Bus Detector

Hung Bus detection logic for the Test Set microprocessor. If a bus request (CBRQS) is not answered with a bus acknowledge (CBACK), the microprocessor would remain in a loop indefinitely. The Hung Bus detector will allow an unanswered CBRQS for about 16 usec and will then issue a CBACK. A LED on the Test Set front panel will be lit and an interrupt to the μP generated. The LED may be extinguished either by a digital voice generator and encryptor simulator clear, or by the μP bus Master Clear.

4.6.3 TTY Half-Duplex Control Logic

The current switching circuit required to implement the TTY half duplex mode of operation is located on this board (Logic Sheet 1). The voltage generated whenever a TTY key is depressed is sensed by a biased 8F20 differential receiver. This receiver then drives a 75450 switching gate to interrupt the TTY input current, resulting in the corresponding TTY printout. When the TTY MODE switch S2 is in the full duplex mode (FD), the switching circuit is bypassed.
D. COMMAND ENCODER & TEST SET PACKAGING

1.0 INTRODUCTION

The Command Encoder (CE) and Command Encoder Test Set are each contained in individual cabinets containing a logic assembly and power supplies. Interconnection between the units is via seven cables attached to the connector panels on the rear of each cabinet. A single fan in each unit provides forced air cooling. Section 2 describes the packaging approach for the Command Encoder and Test Set. Sections 3, 4 and 5 describe the module layout, interconnections and power requirements.

2.0 PACKAGING DESCRIPTION

2.1 Command Encoder

The Command Encoder is housed in a Premier 2118 cabinet (see Figure 1). The module cage assembly is mounted one inch behind the Local Control Panel* on the front panel mounting flange. Three power supplies are mounted on standoff on the base plate toward the rear of the cabinet (see Figure 2). Convection cooling should be adequate to prevent excessive heat buildup. The heated air should pass out thru the louvred rear panel and the perforated top. A fan is provided to direct air up thru the logic tray to prevent any thermal buildup in the cabinet. A power control panel is located on the front of the cabinet. This power panel (see Figure 6) contains the AC ON-OFF switch, Power on indicator, AC line fuse. Three LEDs are provided to indicate "HUNG BUS", "POWER STATUS" and "RUN". A master CLEAR switch resets the CE circuits.

2.2 Test Set

The Test Set for the Command Encoder resides in a Premier 3118 cabinet (see Figure 3). A remex RRS7300 paper tape reader is located near the top of the cabinet. The signal connections from the tape reader are hard wired to the logic tray and enter the tape reader via J1 at the rear of the same. This signal wiring is shown in Table 4. Three power supplies are mounted on standoffs on the base plate toward the rear of the cabinet (see Figure 2) to prevent radiated heat from adversely affecting the modules in the logic cage which is mounted at the front of the cabinet 3 1/2 inches below the tape reader and 1 inch behind the Local Control Panel. A fan is mounted on the base plate below the logic tray. This fan will provide a steady stream of air directed thru the logic tray thus assisting in the removal of any heated air. The back of the cabinet is louvred and the top is perforated to allow the exit of any heated air. A power control panel (see Figure 7) is mounted below the LCP panel and contains the AC power ON/OFF switch, Power indicator and AC line fuse.
RACK BASE PLATE LAYOUT

Fig. 2
2.2 (Test Set, Continued)

"HUNG BUS" and "PHASE LOCK" indications are displayed by two LEDs. A two pole, two position switch permits changing the Teletype Mode from Half-Duplex to Full-Duplex. Manual clock generator and Manual data select switch are provided to aid in debug of the demodulator. "BUF DATA" may be monitored on this panel.

2.3 DC Power

Three power supplies are provided for the command encoder and for the test set. The supplies are:

+5 Volts @ 36 Amperes Sorenson STM5-36
+12 Volts @ 1 Ampere Sorenson PTM12-LP
-12 Volts @ 1 Ampere Dual Supply
+15 Volts @ .8 Ampere Sorenson PTM15-.8D
-15 Volts @ .8 Ampere Dual Supply

The power distribution system is shown on Drawing AJM-75-5-1. In addition to the AC fuse on the power control panel, each supply has its AC power fuse.

3.0 Module Layout

The location of the modules in the Command Encoder is shown in Table 1 which also gives the power consumption of each, as well as the DIP count.

The modules in the CE Test Set are located via Table 2. DIP count as well as power consumption is also depicted here.

3.1 Module Layout Drawings

The module layout drawings for the modulator digital and analog sections of the CE are shown in figure 8 through 12.

<table>
<thead>
<tr>
<th>LOCATION</th>
<th>MODULE FUNCTION</th>
<th>BOARD TYPE</th>
<th>DC POWER (WATS)</th>
<th>IC COUNT</th>
<th>DRAWING #</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Modulator Analog 1</td>
<td>WW</td>
<td>+5=.500</td>
<td>13</td>
<td>893204</td>
</tr>
<tr>
<td>2</td>
<td>NA</td>
<td>WW</td>
<td>+15=3.0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>*</td>
<td>WW</td>
<td>-15=3.0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>Modulator Analog 2</td>
<td>WW</td>
<td>1.102</td>
<td>41</td>
<td>893184</td>
</tr>
<tr>
<td>5</td>
<td>NA</td>
<td>WW</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>Modulator Digital 3</td>
<td>WW</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>NA</td>
<td>WW</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Type</td>
<td>Pins</td>
<td>VCC</td>
<td>GND</td>
<td>NA</td>
<td>Label</td>
</tr>
<tr>
<td>-------</td>
<td>------</td>
<td>------</td>
<td>------</td>
<td>-----</td>
<td>-------</td>
</tr>
<tr>
<td>8051</td>
<td>16</td>
<td>5V</td>
<td>0V</td>
<td>NA</td>
<td>Interface</td>
</tr>
<tr>
<td>74HC14</td>
<td>16</td>
<td>5V</td>
<td>0V</td>
<td>NA</td>
<td>TYPE</td>
</tr>
<tr>
<td>74HC38</td>
<td>16</td>
<td>5V</td>
<td>0V</td>
<td>NA</td>
<td>TYPE</td>
</tr>
<tr>
<td>74HC12</td>
<td>16</td>
<td>5V</td>
<td>0V</td>
<td>NA</td>
<td>TYPE</td>
</tr>
<tr>
<td>74HC11</td>
<td>16</td>
<td>5V</td>
<td>0V</td>
<td>NA</td>
<td>TYPE</td>
</tr>
</tbody>
</table>

**Figure 8**

*Title: µP Interface*
*Schematic No: 893185*  
*Original Page 13 of Poor Quality 3-3-15 P. Bengtson*
<table>
<thead>
<tr>
<th></th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
<th>G</th>
<th>H</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>TYPE 8423</td>
<td>TYPE 74L04</td>
<td>TYPE 74S5193</td>
<td>TYPE 74L04</td>
<td>TYPE 74L30</td>
<td>TYPE 74L30</td>
<td>TYPE 74L30</td>
<td>TYPE 74L30</td>
</tr>
<tr>
<td>2</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
</tr>
<tr>
<td>3</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
</tr>
<tr>
<td>4</td>
<td>PINS 16</td>
<td>PINS 14</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
</tr>
<tr>
<td>5</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
</tr>
<tr>
<td>6</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
</tr>
<tr>
<td>7</td>
<td>PINS 16</td>
<td>PINS 14</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
</tr>
<tr>
<td>8</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
</tr>
<tr>
<td>9</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
</tr>
<tr>
<td>10</td>
<td>PINS 16</td>
<td>PINS 14</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
</tr>
<tr>
<td>11</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
</tr>
<tr>
<td>12</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
</tr>
<tr>
<td>13</td>
<td>PINS 16</td>
<td>PINS 14</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
</tr>
<tr>
<td>14</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
</tr>
<tr>
<td>15</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
</tr>
<tr>
<td>16</td>
<td>PINS 16</td>
<td>PINS 14</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
</tr>
<tr>
<td>17</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
</tr>
<tr>
<td>18</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
</tr>
<tr>
<td>19</td>
<td>PINS 16</td>
<td>PINS 14</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
</tr>
<tr>
<td>20</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
</tr>
<tr>
<td>21</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
</tr>
<tr>
<td>22</td>
<td>PINS 16</td>
<td>PINS 14</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
</tr>
<tr>
<td>23</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
</tr>
<tr>
<td>24</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
</tr>
<tr>
<td>25</td>
<td>PINS 16</td>
<td>PINS 14</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
</tr>
<tr>
<td>26</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
</tr>
<tr>
<td>27</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
</tr>
<tr>
<td>28</td>
<td>PINS 16</td>
<td>PINS 14</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
</tr>
<tr>
<td>29</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
</tr>
<tr>
<td>30</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
</tr>
<tr>
<td>31</td>
<td>PINS 16</td>
<td>PINS 14</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
</tr>
<tr>
<td>32</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
</tr>
<tr>
<td>33</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
<td>GND 7</td>
</tr>
<tr>
<td>34</td>
<td>PINS 16</td>
<td>PINS 14</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
</tr>
<tr>
<td>35</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
<td>VCC 16</td>
</tr>
<tr>
<td>36</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
<td>GND 8</td>
</tr>
<tr>
<td>37</td>
<td>PINS 16</td>
<td>PINS 14</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
<td>PINS 16</td>
</tr>
</tbody>
</table>

Note: The table represents a portion of a schematic diagram, showing the connections and pin assignments for various logic components. Each row corresponds to a specific type or model of component, with columns indicating the voltage (VCC or GND) and pin numbers (PINS).
<table>
<thead>
<tr>
<th>Type</th>
<th>VCC</th>
<th>GND</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>B</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>D</td>
<td></td>
<td></td>
</tr>
<tr>
<td>E</td>
<td></td>
<td></td>
</tr>
<tr>
<td>F</td>
<td></td>
<td></td>
</tr>
<tr>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table:

- **Type:** Various types of components or devices.
- **VCC:** Voltage control circuit.
- **GND:** Ground.
- **PINS:** Number of pins or terminals.
<table>
<thead>
<tr>
<th>Type</th>
<th>Qty</th>
<th>Pins</th>
<th>Qty</th>
<th>Pins</th>
<th>Qty</th>
<th>Pins</th>
<th>Qty</th>
<th>Pins</th>
</tr>
</thead>
<tbody>
<tr>
<td>Type DAC</td>
<td>1</td>
<td>A1-14</td>
<td></td>
<td>A</td>
<td>1</td>
<td>14</td>
<td></td>
<td>16</td>
</tr>
<tr>
<td>VCC</td>
<td>GND</td>
<td></td>
<td>VCC</td>
<td>GND</td>
<td></td>
<td>VCC</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>2</td>
<td></td>
<td>B</td>
<td>3</td>
<td></td>
<td>C</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>6</td>
<td></td>
<td>F</td>
<td>7</td>
<td></td>
<td>G</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>I</td>
<td>10</td>
<td></td>
<td>J</td>
<td>11</td>
<td></td>
<td>K</td>
<td>12</td>
<td></td>
</tr>
<tr>
<td>M</td>
<td>14</td>
<td></td>
<td>N</td>
<td>15</td>
<td></td>
<td>O</td>
<td>16</td>
<td></td>
</tr>
</tbody>
</table>

*Fig. 11* schematic no: original page 8 of Poor Quality 2.178
<table>
<thead>
<tr>
<th>LOCATION</th>
<th>MODULE FUNCTION</th>
<th>BOARD TYPE</th>
<th>DC POWER (WATTS)</th>
<th>IC COUNT</th>
<th>DRAWING #</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>Modulator Digital 2</td>
<td>WW</td>
<td>1.273</td>
<td>52</td>
<td>893183</td>
</tr>
<tr>
<td>9</td>
<td>*</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>Modulator Digital 1</td>
<td>WW</td>
<td>.530</td>
<td>36</td>
<td>893185</td>
</tr>
<tr>
<td>11</td>
<td>NA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>Tape Reader (prewired)*** WW</td>
<td></td>
<td></td>
<td></td>
<td>853862</td>
</tr>
<tr>
<td>13</td>
<td>NA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>VOICE/ENCRYPTION I/F WW</td>
<td></td>
<td>2.18</td>
<td>36</td>
<td>893202</td>
</tr>
<tr>
<td>15</td>
<td>*</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>BCH</td>
<td>WW</td>
<td>1.58</td>
<td>42</td>
<td>893201</td>
</tr>
<tr>
<td>17</td>
<td>NA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>FUTURE SPARE (MIA A) WW</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>NA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>FUTURE SPARE (MIA B) WW</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>*</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>FUTURE SPARE (INPUT HANDLER)</td>
<td>WW</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>TERMINATOR MODULE PC</td>
<td></td>
<td></td>
<td></td>
<td>893216</td>
</tr>
<tr>
<td>24</td>
<td>4KX16 2 PORT MEM PC</td>
<td></td>
<td>13.3</td>
<td>48</td>
<td>853581</td>
</tr>
<tr>
<td>25</td>
<td>1KX16 2 PORT MEM PC</td>
<td></td>
<td>13.1</td>
<td>48</td>
<td>893217</td>
</tr>
<tr>
<td>26</td>
<td>PIN (Priority Int. Net) PC</td>
<td></td>
<td>5.0</td>
<td>37</td>
<td>853868</td>
</tr>
<tr>
<td>27</td>
<td>*</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>ALCM (TTY Interface) *** PC</td>
<td></td>
<td>5.0</td>
<td>45</td>
<td>853834</td>
</tr>
<tr>
<td>29</td>
<td>2KX16 RAM (prewired) PC</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>AU (Arithmetic Unit) PC</td>
<td></td>
<td>25.0</td>
<td>48</td>
<td>853545</td>
</tr>
<tr>
<td>31</td>
<td>CU (Control Unit) PC</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>LCP (Control Panel) ** PC</td>
<td></td>
<td>7.0</td>
<td>37</td>
<td>**893214 or 853679</td>
</tr>
</tbody>
</table>

**WW** = Wire Wrap board  
* = No Malco Socket  
NA = Space occupied by adjacent module  
PC = Printed Circuit Board  
** = Replaced by LCP Jumper card when Command Encoder is under control of Test Set.  
All power for +5 Volts except as noted.  
*** = Not Used

2-180
### TABLE 2
CE TEST SET MODULE LOCATION

<table>
<thead>
<tr>
<th>LOCATION</th>
<th>MODULE FUNCTION</th>
<th>BOARD TYPE</th>
<th>DC POWER (WATTS)</th>
<th>IC COUNT</th>
<th>DRAWING #</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Demodulator 1</td>
<td>WW</td>
<td></td>
<td>30</td>
<td>893206</td>
</tr>
<tr>
<td>2</td>
<td>NA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>*</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>Demodulator 2</td>
<td>WW</td>
<td>+5=45.0</td>
<td>46</td>
<td>893207</td>
</tr>
<tr>
<td>5</td>
<td>NA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>Demodulator 3</td>
<td>WW</td>
<td>+15=3.0</td>
<td>44</td>
<td>893208</td>
</tr>
<tr>
<td>7</td>
<td>NA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>Demodulator 4</td>
<td>WW</td>
<td></td>
<td>35</td>
<td>893209</td>
</tr>
<tr>
<td>9</td>
<td>*</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>(Connector tie points)</td>
<td>WW</td>
<td>NA</td>
<td>NA</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>NA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>VOICE/ENCRYPTER SIM.</td>
<td>WW</td>
<td>4.2</td>
<td>39</td>
<td>893203</td>
</tr>
<tr>
<td>13</td>
<td>NA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>BCH ENCODER</td>
<td>WW</td>
<td>1.58</td>
<td>42</td>
<td>893201</td>
</tr>
<tr>
<td>15</td>
<td>*</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>SPARE</td>
<td>WW</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>NA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>FUTURE SPARE (MIA A)</td>
<td>WW</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>NA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>FUTURE SPARE (MIA B)</td>
<td>WW</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>*</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>SPARE</td>
<td>WW</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>TAPE READER I/F</td>
<td>PC</td>
<td>5.0</td>
<td>43</td>
<td>853862</td>
</tr>
<tr>
<td>24</td>
<td>SPARE</td>
<td>PC</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>4KX16 2 PORT MEM (RAM)</td>
<td>PC</td>
<td>7.7</td>
<td>48</td>
<td>853581</td>
</tr>
<tr>
<td>26</td>
<td>PIN</td>
<td>PC</td>
<td>5.0</td>
<td>37</td>
<td>853868</td>
</tr>
<tr>
<td>27</td>
<td>*</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>ALCM</td>
<td>PC</td>
<td>5.0</td>
<td>45</td>
<td>853834</td>
</tr>
</tbody>
</table>
### 3.0 BOARD DC POWER

<table>
<thead>
<tr>
<th>LOCATION</th>
<th>MODULE FUNCTION</th>
<th>BOARD TYPE</th>
<th>DC POWER (WATTS)</th>
<th>IC COUNT</th>
<th>DRAWING #</th>
</tr>
</thead>
<tbody>
<tr>
<td>29</td>
<td>2KX16 MEM (RAM)</td>
<td>PC</td>
<td>TBD</td>
<td>TBD</td>
<td>851707</td>
</tr>
<tr>
<td>30</td>
<td>AU</td>
<td>PC</td>
<td>25</td>
<td>47</td>
<td>851702</td>
</tr>
<tr>
<td>31</td>
<td>CU</td>
<td>PC</td>
<td>48</td>
<td>48</td>
<td>853545</td>
</tr>
<tr>
<td>32</td>
<td>LCP</td>
<td>PC</td>
<td>7</td>
<td>37</td>
<td>853679</td>
</tr>
</tbody>
</table>

WW = Wire Wrap board

* = No Malco Socket

NA = Space occupied by adjacent module

PC = Printed Circuit Board

All power for +5 Volts unless otherwise noted.

### 4.0 DEVICE TECHNOLOGY

Table 3 lists the technology used for the majority of the logic for each unit in the CE and Test Set.

**TABLE 3**

<table>
<thead>
<tr>
<th>Unit</th>
<th>Logic Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>CE Microprocessor</td>
<td>Standard TTL</td>
</tr>
<tr>
<td>CE Modulator - Digital</td>
<td>Low Power TTL</td>
</tr>
<tr>
<td>CE BCH Encoder</td>
<td>Low Power TTL</td>
</tr>
<tr>
<td>CE Voice/Encryptor Interface</td>
<td>Low Power TTL</td>
</tr>
<tr>
<td>CE 1K Memory</td>
<td>Schottky and Std. TTL</td>
</tr>
<tr>
<td>CE 4K Memory</td>
<td>MOS</td>
</tr>
<tr>
<td>Test Set Microprocessor</td>
<td>Standard TTL</td>
</tr>
<tr>
<td>Test Set Demodulator</td>
<td>Standard TTL</td>
</tr>
<tr>
<td>Test Set BCH Encoder</td>
<td>Low Power TTL</td>
</tr>
<tr>
<td>Test Set Voice/Encryptor Sim.</td>
<td>Low Power TTL</td>
</tr>
<tr>
<td>Test Set 2K RAM</td>
<td>MOS</td>
</tr>
<tr>
<td>Test Set 4K RAM</td>
<td>MOS</td>
</tr>
</tbody>
</table>

### 5.0 SIGNAL INTERCONNECTION

Signals between the Command Encoder and the CE Test Set will be transferred via cables attached to connectors on 3 1/2 panels at the rear of each unit (see Figure 4). The signal allocation for each connector is shown in Tables 4 & 5. Note that the Teletypewriter may be connected to either cabinet via J1 on the connector panel. The internal wires from the connectors are wire-wrapped to the logic tray. All signals are transferred by either twisted pair or coaxial cable.
<table>
<thead>
<tr>
<th>J2-A</th>
<th>CBD00-</th>
<th>J2-b</th>
<th>CBD12-</th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td>CBD00-RET</td>
<td>c</td>
<td>CBD12-RET</td>
</tr>
<tr>
<td>C</td>
<td>CBD01-</td>
<td>d</td>
<td>CBD13-</td>
</tr>
<tr>
<td>D</td>
<td>CBD01-RET</td>
<td>e</td>
<td>CBD13-RET</td>
</tr>
<tr>
<td>E</td>
<td>CBD02-</td>
<td>f</td>
<td>CBD14-</td>
</tr>
<tr>
<td>F</td>
<td>CBD02-RET</td>
<td>g</td>
<td>CBD14-RET</td>
</tr>
<tr>
<td>G</td>
<td>CBD03-</td>
<td>h</td>
<td>CBD15-</td>
</tr>
<tr>
<td>H</td>
<td>CBD03-RET</td>
<td>i</td>
<td>CBD15-RET</td>
</tr>
<tr>
<td>J</td>
<td>CBD04-</td>
<td>j</td>
<td></td>
</tr>
<tr>
<td>-</td>
<td>CBD04-RET</td>
<td>k</td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>CBD05-</td>
<td>m</td>
<td>CBRQS-</td>
</tr>
<tr>
<td>M</td>
<td>CBD05-RET</td>
<td>n</td>
<td>CBRQS-RET</td>
</tr>
<tr>
<td>N</td>
<td>CBD06-</td>
<td>o</td>
<td>Shield</td>
</tr>
<tr>
<td>P</td>
<td>CBD06-RET</td>
<td>p</td>
<td>CBACK-</td>
</tr>
<tr>
<td>R</td>
<td>CBD07-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>S</td>
<td>CBD07-RET</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T</td>
<td>CBD08-</td>
<td></td>
<td>MSTCL-</td>
</tr>
<tr>
<td>U</td>
<td>CBD08-RET</td>
<td></td>
<td>MSTCL-RET</td>
</tr>
<tr>
<td>V</td>
<td>CBD09-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>W</td>
<td>CBD09-RET</td>
<td></td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>CBD10-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Y</td>
<td>CBD10-RET</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Z</td>
<td>CBD11-</td>
<td></td>
<td>AA</td>
</tr>
</tbody>
</table>

| J2-2 | CBD11-RET | J2-PP |

*Shielded*

**Twisted 1 pos.**

**Table 4A**
<table>
<thead>
<tr>
<th>J3 - A</th>
<th>CBA00-</th>
<th>J3 - b</th>
<th>CBA12-</th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td>CBA00 - RET</td>
<td>c</td>
<td>CBA12 - RET</td>
</tr>
<tr>
<td>C</td>
<td>CBA01-</td>
<td>d</td>
<td>CBA13-</td>
</tr>
<tr>
<td>D</td>
<td>CBA01 - RET</td>
<td>e</td>
<td>CBA13 - RET</td>
</tr>
<tr>
<td>E</td>
<td>CBA02-</td>
<td>f</td>
<td>CBA14-</td>
</tr>
<tr>
<td>F</td>
<td>CBA02 - RET</td>
<td>g</td>
<td>CBA14 - RET</td>
</tr>
<tr>
<td>G</td>
<td>CBA03-</td>
<td>h</td>
<td>CBA15-</td>
</tr>
<tr>
<td>H</td>
<td>CBA03 - RET</td>
<td>i</td>
<td>CBA15 - RET</td>
</tr>
<tr>
<td>J</td>
<td>CBA04-</td>
<td>j</td>
<td></td>
</tr>
<tr>
<td>K</td>
<td>CBA04 - RET</td>
<td>k</td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>CBA05-</td>
<td>m</td>
<td></td>
</tr>
<tr>
<td>M</td>
<td>CBA05 - RET</td>
<td>n</td>
<td></td>
</tr>
<tr>
<td>N</td>
<td>CBA06-</td>
<td>p</td>
<td></td>
</tr>
<tr>
<td>P</td>
<td>CBA06 - RET</td>
<td>q</td>
<td></td>
</tr>
<tr>
<td>R</td>
<td>CBA07-</td>
<td>r</td>
<td></td>
</tr>
<tr>
<td>S</td>
<td>CBA07 - RET</td>
<td>s</td>
<td></td>
</tr>
<tr>
<td>T</td>
<td>CBA08-</td>
<td>t</td>
<td></td>
</tr>
<tr>
<td>U</td>
<td>CBA08 - RET</td>
<td>u</td>
<td></td>
</tr>
<tr>
<td>V</td>
<td>CBA09-</td>
<td>v</td>
<td></td>
</tr>
<tr>
<td>W</td>
<td>CBA09 - RET</td>
<td>w</td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>CBA10-</td>
<td>y</td>
<td></td>
</tr>
<tr>
<td>I</td>
<td>CBA10 - RET</td>
<td>z</td>
<td></td>
</tr>
<tr>
<td>Z</td>
<td>CBA11-</td>
<td>AA</td>
<td></td>
</tr>
</tbody>
</table>

**TABLE 4B**

2-184
<table>
<thead>
<tr>
<th>J6 - 1</th>
<th>ENCR S OUT +</th>
<th>J1 - A</th>
<th>- B</th>
</tr>
</thead>
<tbody>
<tr>
<td>- 2</td>
<td>ENCR S OUT -</td>
<td>- C</td>
<td>TTIN+</td>
</tr>
<tr>
<td>- 3</td>
<td>ENCR 1 OUT+</td>
<td>- D</td>
<td>TTIN-</td>
</tr>
<tr>
<td>- 4</td>
<td>ENCR 1 OUT-</td>
<td>- E</td>
<td>TT0T-</td>
</tr>
<tr>
<td>- 5</td>
<td>ENCR 0 OUT+</td>
<td>- F</td>
<td>TT0T+</td>
</tr>
<tr>
<td>- 6</td>
<td>ENCR 0 OUT-</td>
<td>J1 - H</td>
<td></td>
</tr>
<tr>
<td>- 7</td>
<td>ENCR S IN+</td>
<td>J4 - IN VOICE DATA +</td>
<td></td>
</tr>
<tr>
<td>- 8</td>
<td>ENCR S IN-</td>
<td>J4 - OUT VOICE DATA-</td>
<td></td>
</tr>
<tr>
<td>- 9</td>
<td>ENCR 1 IN+</td>
<td>J5 - IN VOICECLK +</td>
<td></td>
</tr>
<tr>
<td>- 10</td>
<td>ENCR 1 IN-</td>
<td>J5 - OUT VOICECLK-</td>
<td></td>
</tr>
<tr>
<td>- 11</td>
<td>ENCR 0 IN+</td>
<td>J7 - IN CROSS LINK</td>
<td></td>
</tr>
<tr>
<td>- 12</td>
<td>ENCR 0 IN-</td>
<td>J7 - OUT CROSS LINK RET</td>
<td></td>
</tr>
<tr>
<td>- 13</td>
<td>ENCR CLK IN+</td>
<td>J8 - IN LOAD SYNC</td>
<td></td>
</tr>
<tr>
<td>- 14</td>
<td>ENCR CLK IN-</td>
<td>J8 - OUT LOAD SYNC RET</td>
<td></td>
</tr>
<tr>
<td>- 15</td>
<td>J9 - SND</td>
<td></td>
<td></td>
</tr>
<tr>
<td>- 16</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- 17</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- 18</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- 19</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- 20</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- 21</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- 22</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- 23</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>J6 - 24</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**TABLE 4 C**

2-185
## Interconnections for Tape Reader

<table>
<thead>
<tr>
<th>System Nomenclature</th>
<th>From Test Set</th>
<th>To Tape Reader</th>
<th>Reader Nomenclature</th>
</tr>
</thead>
<tbody>
<tr>
<td>RDO- GND 0,1,2 {TP}</td>
<td>23-109</td>
<td>J1-1</td>
<td>CH1 OUT</td>
</tr>
<tr>
<td></td>
<td>23-110</td>
<td>J1-11</td>
<td>OV</td>
</tr>
<tr>
<td>RD1- GND 0,1,2 {TP}</td>
<td>23-107</td>
<td>J1-2</td>
<td>CH2 OUT</td>
</tr>
<tr>
<td></td>
<td>23-110</td>
<td>J1-11</td>
<td>OV</td>
</tr>
<tr>
<td>RD2- GND 0,1,2 {TP}</td>
<td>23-106</td>
<td>J1-3</td>
<td>CH3 OUT</td>
</tr>
<tr>
<td></td>
<td>23-110</td>
<td>J1-11</td>
<td>OV</td>
</tr>
<tr>
<td>RD3- GND 3,4 {TP}</td>
<td>23-105</td>
<td>J1-4</td>
<td>CH4 OUT</td>
</tr>
<tr>
<td></td>
<td>23-108</td>
<td>J1-12</td>
<td>OV</td>
</tr>
<tr>
<td>RD4- GND 3,4 {TP}</td>
<td>23-103</td>
<td>J1-5</td>
<td>CH5 OUT</td>
</tr>
<tr>
<td></td>
<td>23-108</td>
<td>J1-12</td>
<td>OV</td>
</tr>
<tr>
<td>RD5- GND 5,6,7 {TP}</td>
<td>23-101</td>
<td>J1-6</td>
<td>CH6 OUT</td>
</tr>
<tr>
<td></td>
<td>23-102</td>
<td>J1-13</td>
<td>OV</td>
</tr>
<tr>
<td>RD6- GND 5,6,7 {TP}</td>
<td>23-100</td>
<td>J1-7</td>
<td>CH7 OUT</td>
</tr>
<tr>
<td></td>
<td>23-102</td>
<td>J1-13</td>
<td>OV</td>
</tr>
<tr>
<td>RD7- GND 5,6,7 {TP}</td>
<td>23-99</td>
<td>J1-8</td>
<td>CH8 OUT</td>
</tr>
<tr>
<td></td>
<td>23-102</td>
<td>J1-13</td>
<td>OV</td>
</tr>
<tr>
<td>RDSTRB- GND PR {TP}</td>
<td>23-97</td>
<td>J1-9</td>
<td>DATA/DAY OUT</td>
</tr>
<tr>
<td></td>
<td>23-98</td>
<td>J1-24</td>
<td>OV</td>
</tr>
<tr>
<td>RC1 DRIVE CONTROL+ GND</td>
<td>23-93</td>
<td>J1-16</td>
<td>DRIVE RIGHT</td>
</tr>
<tr>
<td></td>
<td>23-98</td>
<td>J1-24</td>
<td>OV</td>
</tr>
<tr>
<td>RC2 DRIVE CONTROL- GND</td>
<td>23-95</td>
<td>J1-17</td>
<td>DRIVE LEFT</td>
</tr>
<tr>
<td></td>
<td>23-98</td>
<td>J1-24</td>
<td>OV</td>
</tr>
<tr>
<td>READER STATUS- GND  {TP}</td>
<td>23-96</td>
<td>J1-14</td>
<td>SYS RDY</td>
</tr>
<tr>
<td></td>
<td>23-98</td>
<td>J1-24</td>
<td>OV</td>
</tr>
</tbody>
</table>

**Table 5**
III. COMMAND ENCODER SOFTWARE

1.0 SOFTWARE REQUIREMENTS/PERFORMANCE

Inputs to the CE are received from three logical sources: (a) Command Channel, for processing instructions and commands; (b) Performance Monitor System (PMS) Channel, for validation data feedback; (c) digital voice input. Inputs (a) and (b) are through the two-port RAM (presumably via the Input Interface Unit or the Test Set). Status information is generated for both (a) and (b) and is available via the two-port RAM.

The Coding and Format Generation unit accepts 19 different types (6NASA and 13DOD) of commands, formats them, encodes them, and drives the programmable modulator. In addition, NASAl commands may be time multiplexed with digital voice data. All DOD commands are passed through the encrypter interface. A transparent data mode is accepted in all command types, except NASA3 and NASA4.

The Coding and Format Generation unit also accepts validation data from the PMS channel and performs the requested validations and retransmission as necessary.

1.1 Functional Operation

The overall functional operation of the CE is depicted in Figure 1.1. As can be seen from the flow diagram, once the presence of a new command is detected, the Auxiliary Computer first reads the memory location in the CE containing the status word (CCSW). If the Command Instruction (CI) request bit and the Data Block (DB) request bit are set, the computer writes appropriate information into the instruction, data block and Command Channel Message (CCMSG) locations of the CE's input memory. Receipt of the CCMSG precipitates an Input Interrupt which initiates the processing of the new command by the Coding and Format Generation Unit (CFG). This unit buffers the input data block and updates the CCSW to indicate that a new DB can be transmitted. The command instruction is decoded, and the modulator unit is set to start the initialization sequence. The modulator's data request interrupt is serviced until a command word is completed, at which time the interval timer is set for 30 ms (validation response overdue time).
Figure 1-1 Command Encoder Overall Operational Flow Diagram
When the auxiliary computer detects the presence of validation data, it checks the Performance Monitor System Channel Status Word (PMSSW), transfers data to the appropriate input memory buffer, and issues a PMS Channel Message (PMSMSG). Receipt of the PMSMSG generates the PMS Interrupt causing the CE to perform the requested validity checks and update the PMSSW.

The above sequence is repeated for each command word until the DB is complete. The cycle is resumed with the next DB and continues until the last DB is complete.

The presence of higher priority commands within the Auxiliary Computer requires the issuance of a "HIPRI" CCMSG to effect an orderly abortion of the command presently in progress.

1.2 Data Terminology

The Command Instruction specifies a FILE of data to be processed by the Command Encoder. The file is composed of up to 511 DATA BLOCKS. Each block consists of 1 to 16 RECORDS. Each record starts on a RP-16 WORD boundary and is composed as dictated by the particular format type (64 bit max.). Each input record is transformed by the Coding and Format Generation Unit into an output record composed as dictated by the format type (160 bit max.).

1.3 Buffering

Command channel input (CI and DB) is double buffered. To effect the buffering within a reasonable time, a buffer swapping approach is used. This adds complexity to the Input Interface Unit but expands the range of addressable locations from 511 to the entire CE memory.

The original Auxiliary Computer to Input Interface unit message formats are summarized in Figure 1.2. The CE MEMORY ADDRESS field specified an address in the CE memory which was to be the starting address for the requested transfer. The specified address will, instead, contain the starting address. That is, all I/O by the Input Interface unit to the two-port RAM will be indirect.

The Command Encoder I/O buffer memory map is shown in Figure 1.3.
Figure 1 - 2

Auxiliary Computer - Input Interface Unit
<table>
<thead>
<tr>
<th>Offset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Reserved for Initialization and HIRPI Interrupt</td>
</tr>
<tr>
<td>1</td>
<td>CCSW POINTER</td>
</tr>
<tr>
<td>2</td>
<td>CURRENT CI INPUT BUFFER POINTER</td>
</tr>
<tr>
<td>3</td>
<td>CURRENT DB (1-32) BUFFER POINTER</td>
</tr>
<tr>
<td>4</td>
<td>CURRENT DB (33-64) BUFFER POINTER</td>
</tr>
<tr>
<td>5</td>
<td>CI MSG POINTER</td>
</tr>
<tr>
<td>6</td>
<td>PMSSW POINTER</td>
</tr>
<tr>
<td>7</td>
<td>ECHO BUFFER POINTER</td>
</tr>
<tr>
<td>8</td>
<td>BIT-BY-BIT BUFFER POINTER</td>
</tr>
<tr>
<td>9</td>
<td>PMSSW MSG POINTER</td>
</tr>
<tr>
<td>10</td>
<td>POINTER TO NEXT LOCATION</td>
</tr>
<tr>
<td>11</td>
<td>RESERVED FOR DEBUG</td>
</tr>
<tr>
<td>12</td>
<td>BITE STATUS WORD POINTER</td>
</tr>
<tr>
<td>13</td>
<td>ERONEOUS CI MSG WORD POINTER</td>
</tr>
<tr>
<td>14</td>
<td>ERONEOUS PMSSW MSG WORD POINTER</td>
</tr>
<tr>
<td>15</td>
<td>COMMAND INSTRUCTION INPUT BUFFER</td>
</tr>
<tr>
<td>16</td>
<td>COMMAND INSTRUCTION WORKING BUFFER</td>
</tr>
<tr>
<td>17</td>
<td>DB BUFFER (1)</td>
</tr>
<tr>
<td>18</td>
<td>DB BUFFER (2)</td>
</tr>
<tr>
<td>19</td>
<td>ECHO BUFFER</td>
</tr>
<tr>
<td>20</td>
<td>BIT BY BIT BUFFER</td>
</tr>
</tbody>
</table>

**Figure 1-3**

CE I/O BUFFER MEMORY MAP
1.4 Formatting

Output Record Formats for the 6 NASA types and the 13 DOD types is specified in Section II, A2.5. Transparent mode (i.e., no formatting or encoding) leads to new definitions of some types of input records. These are specified in 4.4 of this section.

1.5 Validations

Bit-by-bit and Echo validations will be done on an output record basis. It is assumed that PMS data will be returned in Output Record Formats. No validations will be done in transparent mode.

2.0 BLOCK DESCRIPTION

Figure 2.1 depicts a block diagram of the logical breakdown of CE software functions.

2.1 Command Channel Interface

Intercepts Command Channel interrupts, decodes the Command Channel Message, updates the Command Channel Status Word (CCSW), and signals the appropriate action.

2.2 Output Format Generation Module

Performs all Command Channel handshaking, instruction decoding, and command formatting (see Figure 2.2 for detailed block diagram). It also starts the modulator.

2.3 Modulator Driver/Validation Control (MDVC)

Accepts a record from the Output Format Generator and passes it to the modulator data interrupt handlers. It times the validation response and initiates retransmission on validation failures.

2.4 PMS Channel Interface

Intercepts PMS channel interrupts, performs the requested validation, and updates the PMSSW. It passes validation control information to the MDVC.
FIGURE 2-1
CE SOFTWARE BLOCK DIAGRAM
FIGURE 2-2
FORMAT GENERATION BLOCK DIAGRAM
2.5 Modulator Data Interrupt Handlers

Upon receipt of a modulator data request interrupt, it tickles the modulator appropriately: if data is available, it is transmitted; otherwise, an appropriate gap is transmitted.

2.6 Voice Interrupt Handler

Accepts voice data and places it in one of two 8-word buffers. The data is accessible by the modulator data interrupt handler for NASA 1 and 6.
3.0 DESIGN APPROACH

The main design goal was to construct a framework which would facilitate modularization of the software tasks and allow well defined modules to be developed independently. However, execution time overhead must be minimized to prevent slowing down the modulator unit.

This goal was achieved by using simple, WAIT-SIGNAL, synchronization procedures as system primitives. In effect, these procedures channel through a single dispatcher the timing signals transferring control between tasks. This concentration of control allows the development of diagnostic routines to simulate external stimuli.* It also provides a convenient point for inserting error checks at debug time.

To minimize execution time while the Modulator is active, modulator data requests are handled asynchronously while formatting continues in background mode. In general, all interrupt handlers to data processing routine communication is buffered by the synchronizing procedures. This permits sequential processing despite the introduction of asynchronous events caused by double buffering.

3.1 Task Structure and Coroutines

Figure 3.1 details the communication between the main software modules. It also delineates the tasks and interrupt service routines which may be thought of as parallel processes or coroutines. The algorithms executed by each coroutine follows the same basic scheme:

1. Wait for an event to occur.

   The event could be an interrupt such as a modulator data request, a command channel message, voice data, etc. The event could also be the indication that some other coroutine has completed an assigned function.

2. Perform some function.

3. Signal that the function has been done.

4. Go back to (1).

Performing a function may also require waiting for an event, leading to the more involved structures of Task 1 and Task 2.

* Not developed.
FIGURE 3.1
COROUTINE INTERFACES
3.2 Semaphores

3.2.1 Analysis

The communication between coroutines has been simplified to the sending and receiving of timing signals to indicate that an event has occurred. Since coroutines are running essentially asynchronously more events may occur than can be acknowledged. That is, more signals may have been sent then have been received. The inverse situation is also true; the number of received signals cannot exceed the number sent. Therefore, a variable must be maintained defining the number of signals sent, but not yet received. Such a variable is called a semaphore. Also, a variable must be maintained indicating that a coroutine is waiting to receive an event.

If for some semaphore \( i \)

\[
S(i) = \text{the number of signals sent}
\]

\[
R(i) = \text{the number of signals received}
\]

and initially \( S(i) = R(i) = 0 \). Then

\[
0 \leq R(i) \leq S(i) \leq R(i) + \text{max},
\]

where \( \text{MAX} \) is the upper limit of integers associated with the semaphore, must always be true. Since in practice, the range of integers is much larger than the number of unconsumed signals that can occur we ignore this constraint and expound the following synchronizing rules of semaphores:

1. If the operation \( \text{WAIT}(i) \) is started at a time when \( R < S(i) \), then \( R(i) \) is increased by one and the receiver continues; but if \( R(i) = S(i) \), then the receiver is delayed in a task queue associated with the semaphore \( i \).

2. The operation \( \text{SIGNAL}(i) \) increases \( S(i) \) by one; if one or more tasks are waiting in the queue associated with semaphore \( i \), then one of them is selected and enabled to continue, and \( R(i) \) is increased by one.

For additional detail refer to:

Brinch-Hansen, Per-Operating System Principles
Madnick, S. and Donovan J. - Operating Systems
3.2.2 Implementation

Since \( R(i) \leq S(i) \) we can replace these two variables by a single variable \( P \) where

\[
P(i) = 0 \text{ when } R(i) = S(i) \]

and

\[
P(i) > 0 \text{ when } R(i) < S(i) \]

If \( P(i) \) is negative, \(|P(i)|\) represents the number of tasks waiting for an event. (In the present Command Encoder System, this will never be greater than one.) Therefore, the Wait and Signal functions are redefined as follows:

1. The \( \text{WAIT}(i) \) operation decreases \( P(i) \) by one; if \( P(i) < 0 \) the receiver continues; if \( P(i) \geq 0 \) the receiver is placed on the task queue associated with semaphore \( 1 \).

2. The \( \text{SIGNAL}(i) \) operation increases \( P(i) \) by one, if \( P(i) \leq 0 \) a task is taken off the semaphore \( (i) \) queue and enabled to continue.

Since semaphores are common variables, operations which modify them must be excluded in time. Therefore, both the \( \text{WAIT} \) and \( \text{SIGNAL} \) functions run with interrupts disabled.

3.3 Coroutine Outlines

The following descriptions are rough outlines of the coroutine logic. They are intended only to demonstrate the communication between the coroutines. Figure 3.2 shows a detailed operational flow with processing overlap indicated.

3.3.1 Command Channel Message Handler

1. Wait for \( \text{CCMSG} \) interrupt.*

2. Check for valid \( \text{CCMSG} \) word. If invalid set proper status bit and GO to (4).

3. Signal \( \text{(XSNCI)} \) to indicate that a Command Instruction has been received, and/or Signal \( \text{(XSNDN)} \) to indicate that a new Data Block has been received.

4. GO BACK TO (1).

3.3.2 TASK 1

1. Wait \( \text{(XSNCI)} \) for a new CI to be sent.

* This corresponds to enabling the correct level interrupt.
<table>
<thead>
<tr>
<th>COMMAND CHANNEL</th>
<th>COMMAND INITIALIZATION</th>
<th>CHECK STATUS</th>
<th>SEND NEXT DATA BLOCK</th>
<th>SEND CCMSG</th>
</tr>
</thead>
<tbody>
<tr>
<td>SEND CI</td>
<td>DECODE CCMSG</td>
<td>DECODE SIGNAL</td>
<td>CCMSG</td>
<td>SIGNAL</td>
</tr>
<tr>
<td>SEND DB</td>
<td>CODING AND FORMAT</td>
<td>GENERATOR</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SEND CCMSG</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CODING AND FORMAT GENERATION MODULE (SEMAPHORE DRIVER)</th>
<th>DECODE CI</th>
<th>SNAP DB</th>
<th>EXIT</th>
<th>UPDATE CCW</th>
<th>FORMAT AND ENCODE 1</th>
<th>COMMAND WORD</th>
</tr>
</thead>
<tbody>
<tr>
<td>OUTPUT INITIALIZATION SEQUENCE</td>
<td>OUTPUT COMMAND</td>
<td>NULS</td>
<td>SPACE</td>
<td>SPACE</td>
<td>OUTPUT NEXT</td>
<td>COMMAND WORD</td>
</tr>
<tr>
<td>OUTPUT MODULATOR</td>
<td>OUTPUT BLANK, etc.</td>
<td>NULS</td>
<td>SPACE</td>
<td>SPACE</td>
<td>OUTPUT BLANK, etc.</td>
<td>COMMAND WORD</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PET MESSAGE INTERRUPT HANDLER (INTERRUPT DRIVER)</th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>PERFORMANCE MONITOR SYSTEM</td>
<td>RECEIVE VALIDATION DATA</td>
<td>CHECK PMS STATUS WORD</td>
<td>SEND DATA</td>
<td>SEND PMS MSG</td>
</tr>
<tr>
<td>REPEAT UNTIL BLOCK COMPLETED</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>REPEAT UNTIL ALL BLOCKS PROCESSED</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Figure 3.2** Detailed Operational Processing Plan
2. Check for a valid CI; if invalid set proper status bit and go to (4). Decode CI and initialize modulator.

3. (a) WAIT (XSNDB) for a new Data Block to be sent.
(b) Check for valid word count; if invalid set proper status bit and go to (a).
(c) (i) WAIT (XSMTY) for an empty output record buffer.
(ii) Format an input record.
(iii) SIGNAL (XSFUL) that a buffer is full.
(iiii) If that was the last record in the block go to (d); else go to (i).
(d) If that was the last block, go to (4); else go to (a).

4. Go to (1).

3.3.3 TASK 2

1. Wait (XSFUL) for a full output buffer.

2. (a) Send data to Modulator Data Interrupt Handler (MDIH).
(b) Wait (XSMDTA) for a data request from MDIH.
(c) If validations necessary, set up PMSSW and start timer.
(d) Wait (XSTIMR) for timer runout or validation complete signal.
(e) If validations fail and re-send go to (a).

3. Signal (XSMTY) to indicate that buffer is available for more data.

4. Go to (1).

3.3.4 PMS Message Handler

1. Wait for a PMSMSG interrupt.

2. (a) Check for a valid PMSMSG, if invalid set proper status bit and go to (1).
(b) Perform requested validations and set status bits accordingly.

3. If all validations have been performed, signal (XSTIMR).

4. Go to (1).
3.3.5 Modulator Data Interrupt Handler

1. Wait for modulator data interrupt.

2. If data available, send next unit of data to modulator, and go to (3). Else send appropriate null data and go to (1).

3. If that was the last unit in buffer, SIGNAL (XSMDTA) to request more data.

4. Go to (1).
4.0 Detailed Flowchart Description

4.1.1 Initialization and Dispatcher

At system initialization, the I/O buffer memory area (Figure 1.3) and the TCB and semaphore area (Figure 4.1) are set to the initial state. The dispatcher (XDISP, Figure 4.2) is then entered. This routine gets the address of the first TCB and checks if it is blocked. Since it is not, the address of the TCB is placed in XDDRUN, indicating that it is running (active). The contents of the register save area of the TCB (Figure 4.4) are placed in the appropriate registers and execution is transferred to the new command instruction (NCI) processing routine.

4.1.2 Semaphore Wait Operation

The NCI (Figure 4.5) routines first action is to check if there exists a command instruction. This is accomplished by performing a WAIT operation on the new command instruction semaphore (XSNCI). The XWAIT routine (Figure 4.3) decrements the count field of the given semaphore and checks its contents. If the value is negative, nothing is available and so the calling routine is blocked from further processing. This is done by setting the blocked bit in the TCB whose address is in XDDRUN. The register contents at entry to XWAIT are saved in the TCB in the appropriate slots, the address of the TCB is placed in the first SEMAPHORE WAITER field of the given semaphore, and control is returned to the dispatcher.

XDISP next finds that the second TCB is not blocked and starts it (MDVC). MDVC (Figure 4.7) performs a WAIT on the buffer full semaphore, XSFUL, and a sequence identical to the above is performed. However, at this time, XDISP finds no TCB that is unblocked and so repeats the sequence.

4.1.3 Command Channel Interrupt Service

Eventually, a CI and a data block (DB) will be transmitted to the CE and followed by a Command Channel Message (see Figure 4.9 for handshaking conventions). The CCMSG causes an interrupt to the CE processor which transfers control to the Command Channel Interrupt Service (CCIS) routine (Figure 4.8). The first check made by this routine is to determine whether the CCMSG is a HIGH PRIORITY indication, which would abort any ongoing processing. If not a HIPRI, the CI request bit is checked in the CCSW. If the request bit is set and we do not get a CI, something is wrong. If the CI was sent, a
SIGNAL operation is performed on XSNCI and the CI request bit is reset. Since the DB request bit is always set whenever the CI request bit is set, we check if a DB was transmitted. If so, a SIGNAL is performed on XSNDDB and the request bit is reset. On exiting control is returned to the previously running routine.

4.1.4 Semaphore Signal Operation

The SIGNAL routine (XXSIG, Figure 4.3) increments the count field of the given semaphore. If the resultant is zero, or negative, it indicates that someone is waiting for this signal. In that case, the first TCB WAITER (which is a TCB address) has its blocked bit reset and is removed from the wait list.

4.1.5 Command Instruction Processing (A)

The dispatcher (XDISP) finds the TCB unlocked and resumes the task with the appropriate register contents as stored in the TCB. This restarts the NCI (Figure 4.5a) immediately following the WAIT operation. Then, miscellaneous initializations are performed and CI validity checks made. If the CI is valid, it is disassembled and placed in the working CI buffer. The CE 'busy' bit is set and the appropriate modulator initialization routine is called.

4.1.6 NASA 1 Modulator Initialization

Figure 4.10 shows the NASA 1 Modulator initialization routine (INASAI). This routine sets, appropriately, flags and an interrupt count for the one second of ones. The modulator control register and synthesizer registers are also set accordingly. The path control flag (PCF) is set for repeat, the next path control flag (NXTPCF) is set for the INIT path. The modulator data buffer is set to all ones. The modulator "M" counter is set to 0 and the "N" counter is set to 16. Just before returning to NCI, the modulator's START bit is set; thereby starting the modulator processing on the data buffer, which immediately causes the first data request interrupt.

The modulator interrupt causes control to be transferred to the modulator data interrupt handler (Figure 4.11) which uses the PCF to determine which path to follow. Since the PCF was set for set for REPEAT in INASAI, the modulator word count (MWC) is decremented and, if not zero, a normal interrupt return is made (i.e., enable interrupts and return to previously running routine with proper register contents).
4.1.7 Command Instruction Processing (B)

NCI is eventually returned control and, after some miscellaneous initializations, checks to see if a DB is available. This is done by performing a WAIT operation on XSNDB (Figure 4.5b). Since a SIGNAL operation had previously been performed by CCIS, the WAIT operation returns immediately. If the word count is valid, the DB buffer addresses are swapped with the second DB buffer and the DB request bit is set. The temporary block count (TBC) is incremented and the block processing routine (BLKCTL) is called.

4.1.8 Block Processing and Formatting

BLKCTL (Figure 4.6) controls the processing of the command words within a block. After miscellaneous initializations, a WAIT is performed on XSMTY (wait for buffer empty). This wait returns immediately. (This semaphore was initialized to 2 (Figure 4.1) indicating that 2 empty buffers are available). Therefore, the next empty buffer is taken for use. The address of this buffer (the "output buffer") is passed to the proper formatting routine along with the address of the current input data word.

The NASA 1 formatting routine (FNAS1, Figure 4.12) takes the vehicle address and the system address from the CI working buffer and left justifies them in the output buffer. Next, 40 bits of data are transferred from the input data buffer to the output buffer. The address of the buffer is then sent to the BCH encoder driver which does the encoding and returns with the parity bits in the output buffer. The formatting routine then returns to BLKCTL.

BLKCTL then performs a signal on the buffer full semaphore (XSFUL) which discovers a waiting task and unblocks it. If the data in the DB is not exhausted, the input buffer pointer is advanced to the next input data word. The WAIT-FOR-EMPTY to SIGNAL-THAT-FULL cycle is repeated until all available buffers are filled (in the current system, this count is 2). The next WAIT then causes BLKCTL to be blocked until a buffer is emptied by the modulator driver. Eventually, the DB is exhausted. Enough WAITs are performed on XSMTY to ensure that the last filled buffer has been transmitted. Then the verified block count (VBC) field on the CCW is updated, if appropriate.

BLKCTL then returns to NCI which will loop through the entire cycle until all specified data blocks have been processed. Just before starting processing the last block, the CI request bit is set, in the CCSW, allowing a new CI to be sent while
the last one is still being processed. When the last block is complete, if it was a NASA 1, 2, or DOD type CI, the Halt flag is set and we wait for a new CI. Otherwise, the modulator is halted and we wait for a new CI.

4.1.9 Modulator Driver/Validation Control

When BLKCTL was waiting for an empty buffer, the dispatcher gave control to the modulator driver/validation control task (MDVC Figure 4.7). Control was returned to the point immediately following the WAIT-On-BUFFER-FULL operation, indicating that a buffer is, indeed, full. The address of the buffer is retrieved, temporary transmit count (TTC) is initialized, and the modulator interrupt handler data buffer pointer is set to the full buffer. Then MDVC waits for the modulator interrupt handler to indicate that the buffer data has been transmitted. If validations had been requested, the TTC is decremented, the 30 ms timer is started, and the task waits for XSTIMR.

Control is returned when (1) all requested validations have been completed, or (2) when the 30 ms. timer runs out. If validation has failed or if the timer runs out, the buffer is retransmitted until TTC goes to zero. When the buffer has been transmitted for the last time, a signal is performed on XSMTY and the cycle starts over.

4.1.10 Modulator Data Interrupt Handler For NASA 1 (MDIHN1)

During the time that BLKCTL was formatting and filling the first two buffers, MDIHN1 (Figure 4.11) was being given control approximately every 400 sec. (Assuming NASA 1 with voice.) For 2492 interrupts it simply decremented, the MWC and returned to the currently running routine (repeat path). On the next interrupt, it enabled the digital voice interface (INIT PATH). On the 2500th interrupt, the path control flag (PCF) is set for the SYNC path and the MWC is set to 2. The first time through the SYNC path, the MWC is decremented and, since it is not zero, the first half of the sync code is loaded into the modulator data buffer. The second time through, MWC is decremented to zero. Since the voice flag is set, the PCF is set to VOICE, NXTPCF is set to DATA, MWC is set to 8 and the modulator data buffer is loaded with the second half of the sync code.

The VOICE path is then taken for 8 times. On the eight entry, the PCF is set to the contents of the NXTPCF and the MWC is set to 2. This will cause control, in this case, to transfer to the DATA path. The DATA path will output two words (16-bit) from the output buffer and return control to the VOICE path
placing DATA as the NXTPCF until DWC = 0. Then the NXTPCF is set to SYNC, the PMS initialization routine is called to allow validation data transfers, a signal is performed on XSMDTA to indicate to MDVC that the output buffer has been transmitted, the data available flag is reset (BUFPTR), the NULL flag is reset, and the DWC is set to 8 (to ensure that 128 zeros are sent in the event that data is unavailable when the data path is again taken.)

The MDIHLNl continues until the halt flag is set. An orderly shutdown is then executed ending with a signal on XSMHHLT indicating that the modulator is, indeed, turned off.

4.1.11 PMS Channel Routines

When the modulator data interrupt handler had completed transmitting on output word, it called the PMS initialization routine. This routine checks the CI working buffer to determine if validations had been requested, and if so, sets appropriate flags for MDVC and the PMS Interrupt Service (PCIS) routine (Figure 4.13).

When the AUX computer receives validation feedback, it determines which validations have been requested and transmits the proper data using the PMS Channel Handshaking Conventions (Figure 4.14). When PCIS receives the PMS MSG and associated data, it checks if the given validation data was requested. If so, the comparison of the appropriate input buffer with the current output buffer is made. The PMS Status Word (PMSSW) is updated appropriately, as well as flags for MDVC.

When all validations have been received, the 30 ms timer is stopped. A SIGNAL operation is performed on XSTIMR to inform MDVC of the validation completion.

4.2 TRANSPARENT MODE DESCRIPTION

A transparent data mode is provided for all transmission types except NASA 3 and NASA 4.

4.2.1 NASA 1, NASA 6

If the transparent mode bit is set in a NASA 1 or NASA 6 CI, the word count is interpreted as the number of contiguous 160-bit words in the DB. (NOTE: The word count field of the CI starts at zero. Zero indicates one word.)
4.2.2 NASA 2, DOD

In transparent mode, the TYPE code for DOD's is meaningless. Any DOD TYPE in transparent mode will cause the special parameters field to be interpreted as the word length. The word count is interpreted as the number of the specified length words in the buffer. The word length must be a multiple of 16 bits. The above is also true for NASA 2.

4.2.3 NASA 5 transparent mode is invoked using format type 1210. Note that the special parameters field specifies the output word length plus 7 for this type.
<table>
<thead>
<tr>
<th>0</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDRESS OF NCI</td>
<td></td>
</tr>
<tr>
<td>A-REG = 0</td>
<td></td>
</tr>
<tr>
<td>E-REG = 0</td>
<td></td>
</tr>
<tr>
<td>B-REG = 0</td>
<td></td>
</tr>
<tr>
<td>X-REB = 0</td>
<td></td>
</tr>
<tr>
<td>WAITER = 0</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>ADDRESS OF MDVC</td>
<td></td>
</tr>
<tr>
<td>A-REB = 0</td>
<td></td>
</tr>
<tr>
<td>E-REG = 0</td>
<td></td>
</tr>
<tr>
<td>B-REG = 0</td>
<td></td>
</tr>
<tr>
<td>X-REG = 0</td>
<td></td>
</tr>
<tr>
<td>WAITER = 0</td>
<td></td>
</tr>
<tr>
<td>COUNT = 0</td>
<td></td>
</tr>
<tr>
<td>WAITER = 0</td>
<td></td>
</tr>
<tr>
<td>COUNT = 0</td>
<td></td>
</tr>
<tr>
<td>WAITER = 0</td>
<td></td>
</tr>
<tr>
<td>COUNT = 2</td>
<td></td>
</tr>
<tr>
<td>WAITER = 0</td>
<td></td>
</tr>
<tr>
<td>COUNT = 0</td>
<td></td>
</tr>
<tr>
<td>WAITER = 0</td>
<td></td>
</tr>
<tr>
<td>COUNT = 0</td>
<td></td>
</tr>
<tr>
<td>WAITER = 0</td>
<td></td>
</tr>
</tbody>
</table>

INITIAL STATE OF TCP'S AND SEMAPHORES

FIGURE 4.1
DISPATCHER

Figure 4.2
ENTRY

(ACR) = ADDRESS OF SEMAPHORE

CALL XWAIT OR XSIG
OR XXSIG

* OMIT IN XXSIG

FIG. 4.3

ORIGINAL PAGE IS
OF POOR QUALITY
### Task Control Block

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>EDT</td>
<td>BLE</td>
<td>OVF</td>
<td>FF Status</td>
</tr>
<tr>
<td>P-REGISTER</td>
<td>A-REGISTER</td>
<td>E-REGISTER</td>
<td>X-REGISTER</td>
</tr>
</tbody>
</table>

### Semaphore Block

- COUNT
- FIRST SEMAPHORE WAITER

**Figure 4.4**

16 APR 75
**FLOW CHART**

**REMARKS**

**US95 SEMAPHORE X5 NCI**

**REMOVE OLD INFORMATION**

**THIS ALLOWS COMMUNICATION OF NASA 1/6 DATA TYPE COMMANDS**

**VALID TYPE CHECK INCLUDES NASA 3 AND NASA 4 WITH TRANSPARENT MODE (INVALID)**

**FIG. 4.5 - a**

**ORIGINAL PAGE IS OF POOR QUALITY**

**RAYTHEON COMPANY**
LEXINGTON MASS 02173

**COMMAND INITIATION PROCESSING**

**49956 JH JONES 18 JUN 75**
Figure 4.6

Block Processing Control
5 April 75

Figure 4.6
Modulator Driver and Validation Control

Figure 4.7
Command Channel Interrupt Service

Figure 4.8
NORMAL COMMAND INITIATION

READ CCSW

C1 and DB REGIST

SEND CI

SEND 1st DB

SEND CCMSG

READ CCMSG

= \phi

READ CCSW

ERRORS

ERROR ANALYSIS

Y

LAST BLOCK SENT

READ CCSW

DB REGIST

ERRORS

ERROR ANALYSIS

Y

SEND HIRI CCMSG

READ CCSW

A

HIGH PRIORITY COMMAND INITIATION

READ CCSW

A

C1 and DB REGIST

SEND HIRI CCMSG

READ CCSW

A

CCSW = COMMAND CHANNEL STATUS WORD

CCMSG = COMMAND CHANNEL MESSAGE WORD

CI = COMMAND INSTRUCTION

DB = DATA BLOCK

COMMAND CHANNEL HANDSHAKING 22 APR 75

Figure 4.9
Figure 4.10

INSA

VOICE TYPE 49493

Y

SET VOICE FLAG

MWC & 2500-8

SET CONTROL REGISTERS

INIT 6 DATA BUFFERS

PCF = REPEAT

NEXT PCF INIT

LOAD DATA BUFFER = '77777'

M = 0

N = 16

RESET HALT BIT IN CONTROL REG.

RETURN

MWC - MODULATOR WORD COUNT

2500 = 1 SEC. AT 40 KHZ

500 = 1 SEC. AT 8 KHZ

PCF - PATH CONTROL FLAG

NEXTPCF - NEXT PATH CONTROL FLAG

"M" - MODULATOR M COUNT REGISTER

"N" - MODULATOR N COUNT REGISTER

ORIGINAD PAGE OF POOR QUALITY
Figure 4.11a
Figure 4.11c

FLOW CHART

A

MWCC =
MWCC - 1

MWCC = Ø

Y

NO

PCF = VOICE
INVERSE DATA
MWCC = 8

NULL FLAG

GET

NEXT

DATA WORD

GET

‘NULL’

B

LOAD DATA
BUFFER

DWC =
DWC - 1

DWC = Ø

Y

NO

PCF = HALT

MWCC = 3

RETURN

PCF = NULL

FLAG SET

N

PCF = NULL

SYNC

INVERSE DATA

MWCC = 2

CALL

PMS

INITIALIZATION

XSTG

XMPA

RESET

BUFFER

RESET

NULL

FLAG

DWC = 8

BUFFPTR = Ø

SIGNALS
NO DATA IN
BUFFER

REMARKS
Figure 4.12

**Flow Chart**

1. **FM541**
2. **SAVE REGISTER**
3. **GET WHOLE AND SYSTEM ADDRESSES**
4. **LEFT JUSTIFY IN OUTPUT BUFFER**
5. **PACK 40 DATA BITS AFTER ADDRESSES IN OUTPUT BUFFER**
6. **BCH FORM PARITY BITS**
7. **RESTORE REGISTERS**
8. **RETURN**

**Remarks**

Address of output register passed to BCH, which puts 80 bits of parity after the data.

*Original page is of poor quality.*
Figure 4.13a
Figure 4.13b

ORIGINAL PAGE IS OF POOR QUALITY
APPENDIX A

MISCELLANEOUS FLOW CHARTS
FLOW CHART

1. LOAD WORD
   FROM BUFFER
2. ROTATE BY COUNT
3. OR INTO STORAGE
4. DECREMENT ROTATE COUNT BY 5
5. \n\n   Y
   \n   \n   \n   \n   \n   \n6. STORE
   COMMAND WORD
   TO BUFFER
7. INCREMENT BUFFER POINTER
8. INCREMENT BUFFER POINTER
9. RETURN

REMARKS

ROUTE ROUTE 11 STORAGE = 60

DONE 8 WORDS
FLOW CHART

OR IN FITS FROM RAM DATA W.D.

OR IN
PARITY ON
BIT 0-35

INPUT
PARITY ON
14 BITS

XOR
PARITIES

OR INTO
DATA WORD

STORE TO
OUTPUT BUFFER

CLEAR
STACK

RESTORE
REGISTERS

RETURN

RAYTHEON COMPANY
LEXINGTON MASS 02173
FLOW CHART

1. GO TO "GO TO"
2. SEND COMMAND
3. REPEAT COMMAND
4. IF COMMAND NOT NULL THEN:
   a. SEND COMMAND
   b. REPEAT COMMAND
5. IF COMMAND NOT NULL THEN:
   a. READ COMMAND
   b. IF COMMAND NOT NULL THEN:
   1. "OKAY"
   2. ELSE:
   1. "ERROR"
   2. "RETURN"
6. "GOOD"
7. "RETURN"

MESSAGE HAS BEEN RECEIVED BY CE

ORIGINAL PAGE III
OF POOR QUALITY
## APPENDIX B

### TABLE 1

<table>
<thead>
<tr>
<th>FORMAT/MODULATION</th>
<th>TYPE CODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>NASA 1</td>
<td></td>
</tr>
<tr>
<td>WITHOUT VOICE</td>
<td>00000</td>
</tr>
<tr>
<td>WITH VOICE</td>
<td>00001</td>
</tr>
<tr>
<td>STOP</td>
<td>00010</td>
</tr>
<tr>
<td>NASA 2</td>
<td></td>
</tr>
<tr>
<td>SP = # bits/input record</td>
<td>00100</td>
</tr>
<tr>
<td>STOP</td>
<td>00010</td>
</tr>
<tr>
<td>NASA 3</td>
<td></td>
</tr>
<tr>
<td>1 EXEC WORD</td>
<td>01000</td>
</tr>
<tr>
<td>2 EXEC WORDS</td>
<td>01001</td>
</tr>
<tr>
<td>3 EXEC WORDS</td>
<td>01010</td>
</tr>
<tr>
<td>NASA 4</td>
<td></td>
</tr>
<tr>
<td>WITHOUT VOICE</td>
<td>01111</td>
</tr>
<tr>
<td>STOP</td>
<td>00010</td>
</tr>
<tr>
<td>NASA 5</td>
<td></td>
</tr>
<tr>
<td>STANDARD (without address)</td>
<td>01100</td>
</tr>
<tr>
<td>MEMORY LOAD (with address)</td>
<td>01101</td>
</tr>
<tr>
<td>NASA 6</td>
<td></td>
</tr>
<tr>
<td>DOD1</td>
<td>10001</td>
</tr>
<tr>
<td>DOD2</td>
<td>10010</td>
</tr>
<tr>
<td>DOD3</td>
<td>10011</td>
</tr>
<tr>
<td>DOD4</td>
<td>10100</td>
</tr>
<tr>
<td>DOD5</td>
<td>10101</td>
</tr>
<tr>
<td>DOD6</td>
<td>10110</td>
</tr>
<tr>
<td>FORMAT/MODULATION</td>
<td>TYPE CODE</td>
</tr>
<tr>
<td>-------------------</td>
<td>-----------</td>
</tr>
<tr>
<td>DOD7</td>
<td>10111</td>
</tr>
<tr>
<td>DOD8</td>
<td>11000</td>
</tr>
<tr>
<td>DOD9</td>
<td>11001</td>
</tr>
<tr>
<td>DOD10</td>
<td>11010</td>
</tr>
<tr>
<td>DOD11</td>
<td>11011</td>
</tr>
<tr>
<td>DOD12</td>
<td>11100</td>
</tr>
<tr>
<td>DOD13</td>
<td>11101</td>
</tr>
<tr>
<td>STOP</td>
<td>00010</td>
</tr>
</tbody>
</table>

**UNUSED TYPE CODES:**

- 00011 (3)
- 00101 (5)
- 00110 (6)
- 00111 (7)
- 01110 (14)
- 10000 (16)
- 11110 (30)
- 11111 (31)
### TABLE 2
**NASA 3 EXECUTE FREQUENCY TABLE**

<table>
<thead>
<tr>
<th>MTBN3E</th>
<th>DC</th>
<th>MTBN3E</th>
<th>EXECUTE TONE</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC</td>
<td>2000</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>DC</td>
<td>2270</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>DC</td>
<td>2650</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>DC</td>
<td>3000</td>
<td></td>
<td>4</td>
</tr>
<tr>
<td>DC</td>
<td>3305</td>
<td></td>
<td>5</td>
</tr>
<tr>
<td>DC</td>
<td>3621</td>
<td></td>
<td>6</td>
</tr>
<tr>
<td>DC</td>
<td>3850</td>
<td></td>
<td>7</td>
</tr>
</tbody>
</table>

### TABLE 3
**NASA 3 ADDRESS FREQUENCY TABLE**

<table>
<thead>
<tr>
<th>MTBN3A</th>
<th>DC</th>
<th>MTBN3A</th>
<th>ADDRESS TONE</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC</td>
<td>1025</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>DC</td>
<td>1097</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>DC</td>
<td>1174</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>DC</td>
<td>1262</td>
<td></td>
<td>4</td>
</tr>
<tr>
<td>DC</td>
<td>1352</td>
<td></td>
<td>5</td>
</tr>
<tr>
<td>DC</td>
<td>1447</td>
<td></td>
<td>6</td>
</tr>
<tr>
<td>DC</td>
<td>1549</td>
<td></td>
<td>7</td>
</tr>
<tr>
<td>DC</td>
<td>1750</td>
<td></td>
<td>8</td>
</tr>
<tr>
<td>DC</td>
<td>1860</td>
<td></td>
<td>9</td>
</tr>
<tr>
<td>DC</td>
<td>4245</td>
<td></td>
<td>10</td>
</tr>
<tr>
<td>DC</td>
<td>4550</td>
<td></td>
<td>11</td>
</tr>
<tr>
<td>DC</td>
<td>5155</td>
<td></td>
<td>12</td>
</tr>
<tr>
<td>DC</td>
<td>5451</td>
<td></td>
<td>13</td>
</tr>
<tr>
<td>DC</td>
<td>5790</td>
<td></td>
<td>14</td>
</tr>
<tr>
<td>DC</td>
<td>6177</td>
<td></td>
<td>15</td>
</tr>
</tbody>
</table>
**TABLE 4**

**NASA 4 VEHICLE FREQUENCY TABLE**

<table>
<thead>
<tr>
<th>MTN4F</th>
<th>VEHICLE</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC</td>
<td>7100</td>
</tr>
<tr>
<td>DC</td>
<td>7200</td>
</tr>
<tr>
<td>DC</td>
<td>7400</td>
</tr>
<tr>
<td>DC</td>
<td>7600</td>
</tr>
<tr>
<td>DC</td>
<td>7800</td>
</tr>
<tr>
<td>DC</td>
<td>8000</td>
</tr>
<tr>
<td>DC</td>
<td>8200</td>
</tr>
<tr>
<td>DC</td>
<td>8400</td>
</tr>
<tr>
<td>DC</td>
<td>8600</td>
</tr>
<tr>
<td>DC</td>
<td>8800</td>
</tr>
<tr>
<td>DC</td>
<td>9000</td>
</tr>
<tr>
<td>DC</td>
<td>9200</td>
</tr>
<tr>
<td>DC</td>
<td>9400</td>
</tr>
<tr>
<td>DC</td>
<td>9600</td>
</tr>
<tr>
<td>DC</td>
<td>9800</td>
</tr>
<tr>
<td>DC</td>
<td>10000</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>MTBN5</td>
<td>DC</td>
</tr>
<tr>
<td>-------</td>
<td>-----</td>
</tr>
<tr>
<td>DC</td>
<td>7000, 14000, 32, 0</td>
</tr>
<tr>
<td>DC</td>
<td>9000, 11000, 32, 4</td>
</tr>
<tr>
<td>DC</td>
<td>11000, 15000, 128, 2</td>
</tr>
<tr>
<td>DC</td>
<td>18000, 13000, 512, 2</td>
</tr>
<tr>
<td>DC</td>
<td>15000, 20000, 100, 4</td>
</tr>
<tr>
<td>DC</td>
<td>15000, 21000, 300, 2</td>
</tr>
<tr>
<td>DC</td>
<td>21000, 14000, 300, 2</td>
</tr>
<tr>
<td>DC</td>
<td>20000, 9000, 800, 0</td>
</tr>
<tr>
<td>DC</td>
<td>18000, 11000, 512, 4</td>
</tr>
<tr>
<td>DC</td>
<td>12000, 20000, 512, 2</td>
</tr>
<tr>
<td>DC</td>
<td>14000, 19000, 16, 0</td>
</tr>
<tr>
<td>DC</td>
<td>12000, 17000, 64, 4</td>
</tr>
<tr>
<td>DC</td>
<td>10000, 19000, 256, 2</td>
</tr>
<tr>
<td>DC</td>
<td>8000, 21000, 1024, 4</td>
</tr>
<tr>
<td>DC</td>
<td>9500, 14500, 16, 4</td>
</tr>
<tr>
<td>DC</td>
<td>15500, 7777, 64, 2</td>
</tr>
</tbody>
</table>

* Bit Delay Codes:  
0 = 1/2 Bit Delay  
2 = 1/4 Bit Delay  
4 = 0 Bit Delay
<table>
<thead>
<tr>
<th>MTBN6</th>
<th>DC</th>
<th>SUB, MOD FOR VEHICLE</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>2,1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4,2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>8,4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>16,8</td>
<td></td>
</tr>
<tr>
<td></td>
<td>32,16</td>
<td></td>
</tr>
<tr>
<td></td>
<td>64,32</td>
<td></td>
</tr>
<tr>
<td></td>
<td>128,64</td>
<td></td>
</tr>
<tr>
<td></td>
<td>256,128</td>
<td></td>
</tr>
<tr>
<td></td>
<td>512,256</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1024,512</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2048,1024</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4096,2048</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2,1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4,1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>8,2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>16,4</td>
<td></td>
</tr>
</tbody>
</table>
Formatting Summary

The formatting and coding functions implemented by the Coding and Format Generation Unit are summarized as follows:

**NASA 1 (ENCODED BI-0-L)**

```
<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOD</td>
<td>Output</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>FRAME Sync Seq</td>
<td></td>
</tr>
<tr>
<td>FIRST COMMAND</td>
<td></td>
</tr>
<tr>
<td>FRAME Sync Seq</td>
<td></td>
</tr>
<tr>
<td>ZERO COMMAND</td>
<td></td>
</tr>
<tr>
<td>FRAME Sync Seq</td>
<td></td>
</tr>
<tr>
<td>SECOND COMMAND</td>
<td></td>
</tr>
<tr>
<td>FRAME Sync Seq</td>
<td></td>
</tr>
</tbody>
</table>

**ORIGINAl PAGE IS OF POOR QUALITY**
NASA 2 (APOI-LO)

A, B ARE 5-BIT BINARY PATTERNS DETERMINED BY VEHICLE ADDRESS

*DETERMINED BY TYPE FIELD
6 BITS = 00100
16 BITS = 00101
21 BITS = 00110
26 BITS = 00111
NASA 3 (TONE STANDARD)

Quantities of Exec Words determined by Type Fields:
01000 - Not used
01001 - 1 Word
01010 - 2 Words
01011 - 3 Words

Original page is of poor quality.
NASA 4 (TONE DIGITAL STANDARD)
NASA 5 (PCM/FSK STANDARD)

Type 01110

Address

Command

1 6 10 14 18 22 26 30 34 38 40

0111X 0111X 0111X 0111X 0111X 0111X 0111X 0111X 0111X 0111X

1 6 10 14 18 22 26 30 34 38 40

Command

X ... X

(2nd word if needed)

1 6 10 14 18 22 26 30 34 38 40

0111X 0111X 0111X 0111X 0111X 0111X 0111X 0111X 0111X 0111X

1 6 10 14 18 22 26 30 34 38 40

Command

X ... X

(2nd word if needed)

Original page is of poor quality.
DOD 1 (7 BIT COMMAND)

NOTE: ALL BIT PATTERNS MODIFIED BY FNCRYPTER (COMSEC)
DOD 2 (14 BIT COMMAND)

DOD 3 (15 BIT COMMAND)

DOD 4 (16 BIT COMMAND)
DOD 5 (20 BIT COMMAND)

DOD 6 (25 BIT COMMAND)

DOD 7 (27 BIT COMMAND)
### DOD 8 (31 BIT COMMAND)

<table>
<thead>
<tr>
<th>Address</th>
<th>Command Supplement</th>
<th>Command</th>
<th>Command Supplement</th>
<th>Command</th>
</tr>
</thead>
</table>

### DOD 9 (35 BIT COMMAND)

<table>
<thead>
<tr>
<th>Address</th>
<th>Command Function</th>
</tr>
</thead>
</table>

### DOD 10 (39 BIT COMMAND)

<table>
<thead>
<tr>
<th>Address</th>
<th>Command Function</th>
</tr>
</thead>
</table>

---

**ORIGINAL PAGE IS OF POOR QUALITY**
DOD 11 (47 BIT COMMAND)

DOD 12 (63 BIT COMMAND)

DOD 13 (64 BIT COMMAND)