General Disclaimer

One or more of the Following Statements may affect this Document

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.

- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.

- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.

- This document is paginated as submitted by the original source.

- Portions of this document are not fully legible due to the historical nature of some of the material. However, it is the best reproduction available from the original submission.

Produced by the NASA Center for Aerospace Information (CASI)
GATE-CONTROLLED-DIODES IN SILICON-ON-SAPPHIRE
A COMPUTER SIMULATION

By J. D. Gassaway

Mississippi State University
Department of Electrical Engineering
Mississippi State, Mississippi 39762

September 8, 1974
Interim Report

Prepared for
NASA-GEORGE C. MARSHALL SPACE FLIGHT CENTER
Marshall Space Flight Center, Alabama 35812
This report deals with computer simulation of the electrical behavior of a Gate-Controlled Diode (GCD) fabricated in Silicon-On-Sapphire (SOS). In particular it was of interest to establish a procedure for determining lifetime profiles from capacitance and reverse current measurements on the GCD. Chapter 1 discusses the SOS structure and points out the need of lifetime profiles to assist in device design for CCD's and bipolar transistors. Chapter 2 presents the one-dimensional analytical formula for electrostatic analysis of the SOS-GCD which are useful for data interpretation and setting boundary conditions on a simplified two-dimensional analysis. Chapter 3 gives the results of a two-dimensional analysis which treats the field as one-dimensional until the silicon film is depleted and the field penetrates the sapphire substrate. Chapter 4 describes a more complete two-dimensional model and gives results of programs implementing the model.
ACKNOWLEDGEMENTS

It is a pleasure to acknowledge the contributions of Dr. Ditmar Kranzer to this work. Dr. Kranzer provided the author with extensive experimental data on the SOS-GCD which he had obtained and has not published at this time. In conversations he contributed suggestions concerning the modeling procedure and also provided information concerning the experimental techniques and equipment which he used. All of these contributions were most helpful.

Some of the calculations were run on the Sigma V machine in the Electronic Components Division at MSFC. Mr. Bill Feltner was most helpful in providing assistance concerning the use of the disc memory which was essential for some of the work.
TABLE OF CONTENTS

LIST OF FIGURES ..............................................

CHAPTER
1. INTRODUCTION ............................................. 1
2. ONE-DIMENSIONAL DEPLETION LAYER ANALYSIS OF MIS-STRUCTURE ............................................. 7
3. SIMPLIFIED TWO-DIMENSIONAL ANALYSIS ....................... 16
4. COMPLETE TWO-DIMENSIONAL ELECTROSTATIC ANALYSIS OF THE SOS-CCD ............................................. 28
5. CONCLUSIONS ................................................ 50
6. REFERENCES ................................................. 54

APPENDICES
APPENDIX A SIMPLIFIED PROGRAM ................................ 55
APPENDIX B COMPLETE PROGRAM WITH CONTINUITY EQUATIONS ........ 60
APPENDIX C COMPLETE PROGRAM WITH DEPLETION APPROXIMATION .... 69
# LIST OF FIGURES

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>Capacitance vs. Gate Bias for SOS-GCD</td>
<td>5</td>
</tr>
<tr>
<td>1.2</td>
<td>Junction Current vs. Gate Bias for SOS-GCD</td>
<td>5</td>
</tr>
<tr>
<td>2.1</td>
<td>Geometry of SOS-GCD Structure</td>
<td>8</td>
</tr>
<tr>
<td>2.2</td>
<td>Charge, Field and Potential Distribution&lt;br&gt;Normal to Surface of SOS-GCD</td>
<td>9</td>
</tr>
<tr>
<td>2.3</td>
<td>Doping and Lifetime Profiles in Silicon Film</td>
<td>14</td>
</tr>
<tr>
<td>3.1</td>
<td>Gate Capacitance vs. Gate Bias</td>
<td>19a</td>
</tr>
<tr>
<td>3.2</td>
<td>Junction Current vs. Gate Bias</td>
<td>19a</td>
</tr>
<tr>
<td>3.3</td>
<td>Gate Capacitance vs. Gate Bias</td>
<td>19b</td>
</tr>
<tr>
<td>3.4</td>
<td>Gate Capacitance vs. Gate Bias</td>
<td>21</td>
</tr>
<tr>
<td>3.5</td>
<td>Gate Capacitance vs. Gate Bias</td>
<td>21</td>
</tr>
<tr>
<td>3.6</td>
<td>Junction Current vs. Gate Bias</td>
<td>22</td>
</tr>
<tr>
<td>3.7</td>
<td>Equipotential Contours for Field in Sapphire</td>
<td>23</td>
</tr>
<tr>
<td>3.8</td>
<td>Normal Electric Flux Density on Silicon-Sapphire Interface</td>
<td>23</td>
</tr>
<tr>
<td>3.9</td>
<td>Radial Field Profiles along Silicon-Sapphire Interface</td>
<td>25</td>
</tr>
<tr>
<td>3.10</td>
<td>Radial Transit Time from $N^+$ - $N$ to $P^+$ - $N$ Junction</td>
<td>25</td>
</tr>
<tr>
<td>4.1</td>
<td>Cross-section of Gate Controlled-Diode in SOS&lt;br&gt;used by Kranzer</td>
<td>29</td>
</tr>
<tr>
<td>4.2</td>
<td>Diagram of Interlinking Fields</td>
<td>34</td>
</tr>
<tr>
<td>4.3</td>
<td>Carrier Concentration, Doping and Potential Profile</td>
<td>39</td>
</tr>
<tr>
<td>4.4</td>
<td>Depletion Edge Contours</td>
<td>41</td>
</tr>
<tr>
<td>4.5</td>
<td>Depletion Edge Contours</td>
<td>41</td>
</tr>
<tr>
<td>4.6</td>
<td>Gate Capacitance vs. Gate Bias</td>
<td>42</td>
</tr>
</tbody>
</table>
4.7 Junction Current vs. Gate Bias .................................. 44
4.8 Field Pattern After Through Depletion but
Before Inversion .......................................................... 46
4.9 Field Pattern After Inversion Begins. ............................ 46
CHAPTER 1

INTRODUCTION

There has been a continuing interest in the use of silicon-on-sapphire, SOS, as a material for fabrication of high frequency electronic devices. The SOS technology allows dielectric isolation of devices by etching out isolated islands of silicon film on the high resistivity sapphire substrate in which individual devices are constructed by diffusion, oxidation, metallization, etc., implemented using photolithographic definition techniques. Because of the low lifetime in thin silicon films on sapphire, practical bipolar transistors have not been realized using this technology; however, MOS circuitry is now manufactured in SOS (Inselek, RCA, and perhaps others.) It seems likely that CCD's (Charge Coupled Devices) built in SOS may be attractive for two reasons.

First, it may at some time be desirable to integrate CCDs with other high speed SOS logic circuitry. As we shall see, CCD's will probably require thicker films, as will probably be the case for bipolar transistors, and this poses technological problems for etching. The thin film is more desirable since the etch time is reduced and the photoresist protection problem is less severe.

Perhaps a better case can be made for the desirability of fabricating CCD imaging devices in SOS. There are problems in accomplishing this, but the problems of building other CCD imagers must also be considered in comparison. The central problem in fabricating a CCD is to prevent potential barriers (or wells) between the transfer electrodes. There are three techniques which have been successful in overcoming the problem of
potential barriers in the gap which result in the case of a simple structure with gaps wider than 1-2 \( \mu m \). (1) The technique used by Texas Instruments\(^1\) makes the gap very small by depositing half of the aluminum electrodes and then anodizing them, producing an \( \text{Al}_2\text{O}_3 \) insulator, roughly 1000 \( \AA \) thick, to insulate these electrodes from a subsequently deposited aluminum layer. (2) A technique proposed at Bell Labs\(^2\) utilizes intergap doping to establish a potential within the gap to a value between those under the transmitting and receiving transfer gates. (3) Researchers at RCA\(^3\) have published a number of papers giving results obtained with two levels of metalization, where one conductor level is doped polysilicon. Another technique which has been mentioned is the resistive sea of polysilicon in which the transfer electrode pattern is defined by doping. A short discussion of these techniques will be beneficial.

The first technique appears to be the best for solving the problem. It is simple in concept and implementation and produces, insofar as reported, no undesirable side effects such as oxide contamination for example. A high conductivity transfer electrode structure is defined in this way and the gap potential is fixed by the surface potentials under adjacent electrodes. From the standpoint of imaging, the channel is closed to incident radiation so that backside illumination is required. Therefore, the wafer must be thinned in the channel region to a thickness of roughly 30 \( \mu m \), i.e., the spacing between adjacent cells. The second technique essentially results in a self-aligned bucket-brigade structure which has a higher transfer inefficiency and consequently a lower upper cutoff frequency than a true charge coupled device. Otherwise, the structure allows wide gaps for enhancing the photon receiving area of the channel.
The third technique utilizes doped polysilicon electrodes which at best have a resistivity over ten times that of aluminum. Consequently, in long structures the resultant RC transmission structure for the polysilicon transfer electrode structure produces phase delay and distortion which limits the upper frequency of operation. The polysilicon-oxide-silicon thin film structure will result in spectral selectivity of the incident radiation, and there will of course be some absorption of radiation in the polysilicon. This latter feature of absorption will be inherent in any scheme except number two above.

Although all of these schemes may prove satisfactory in some applications, they obviously have problems associated with them. In a preceding report, it was suggested that a thin film silicon-on-sapphire structure might be feasible. From an optical standpoint such a structure would be superior because the sapphire is transparent and most of the photons would be absorbed in the depletion region of the CCD channel. Kranzer has reported lifetime profiles in SOS films which show that the thermal (leakage) current from depleted regions near the silicon-sapphire interface would be excessive for sensitive SOS imaging devices. His results suggest that thicker silicon films will be required for successful application of SOS to CCD imaging devices. Either of the techniques (1) or (3) above should be suitable for transfer electrode structure.

Kranzer has done extensive experimentation with gate controlled diodes in which the capacitance and leakage current were measured for various conditions. Meyer has also reported results from experiments with this type of structure. These results should be valuable for the design of CCD imagers and perhaps for bipolar transistors fabricated in SOS.
Figures 1.1 and 1.2 show typical results obtained by Kranzer. His published data was obtained using the one-dimensional Poisson's analysis to reduce both capacitance and diode reverse current vs. gate bias data to obtain lifetime and doping profiles for depletion depths short of the silicon-sapphire interface. The results of a one-dimensional analysis can be expressed as:

\[ X_d = \frac{\varepsilon_{si}}{C_{si}} \quad 1.1 \]

\[ \tau = \frac{1}{2} \frac{q n_i A}{(\partial I_r/\partial X_d)} \quad 1.2 \]

\[ N_B(X_d) = - \frac{(C_T/q) \partial V_G/\partial X_d}{1.3} \]

\[ C_{si} = \frac{C_T C_{ox}}{C_{ox} - C_T} \quad 1.4 \]

Where \( C_T, C_{si} \) and \( C_{ox} \) are respectively, the measured gate less overlap capacitance, the series depletion capacitance, and the gate to depletion layer capacitance through the oxide. Other variables are \( \tau \), the carrier lifetime, \( n_i \) the intrinsic carrier concentration, \( \varepsilon_{si} \) the silicon permittivity, \( V_G \), the gate voltage, \( I_r \), the diode reverse current, \( q \), the electronic charge, \( A \), the area of capacitance \( C_{si} \), and \( X_d \), the depletion layer depth.

There are certain features of Kranzer's data which are not explained by a one-dimensional analysis. Furthermore, it would be of interest to have the results of a more complete analysis to study the data in the region in which the one-dimensional interpretation has reasonable validity. This study was conducted to obtain an analysis based upon an essentially two-dimensional model. The structure studied has cylindrical symmetry so that only the Z-axis and radial coordinates are required.
Figure 1.1 Capacitance vs. Gate Bias for SOS-GCD

Figure 1.2 Junction Current vs. Gate Bias for SOS-GCD
Chapter 2 presents the one-dimensional analysis of the MOS structure as it is applied in the succeeding work. Chapter 3 presents a somewhat simplified two-dimensional analysis which is useful for interpreting the experimental results. Chapter 4 presents a more complete two-dimensional analysis. Chapter 5 gives the conclusions of this study. Appendices A, B, and C give the computer programs developed to implement the analysis.
CHAPTER 2

ONE-DIMENSIONAL DEPLETION

LAYER ANALYSIS OF MIS STRUCTURE

A diagram of the structure to be modeled is shown in Figure 2.1. The capacitance structure is annular with typical dimensions given in the figure where the aspect ratio of the differential radius, $W_2$, to the thickness is greater than 100. If the silicon-sapphire interface is accumulated with mobile carriers, thus providing a conductive plane, then clearly the silicon depletion field variation across the film thickness can be closely approximated by a one-dimensional Poisson equation solution. The presence of the P+ inner annulus and the N+ outer annulus will give rise to a small radial field component. The fact that a rectifying barrier occurs at the junction of the P+ and N annulae will make the radial field component larger in the junction region and smaller elsewhere. Therefore, until the depletion extends to the silicon-sapphire interface, the one-dimensional approximation should be valid.

Figure 2.2 shows sketches of the assumed charge, electric displacement, and potential distributions. Surface charges at the Si-$SiO_2$ and Si-Sapphire interfaces are assumed. The existence of the former is well established, and the latter is required to prevent depletion of the interface when a two-dimensional model is used. The two-dimensional calculation discussed in Chapter 4 showed that the field due to the junction would penetrate the sapphire and deplete the more lightly doped interface. If one assumes the thermally generated carriers in this region are collected, this gives rise to a leakage current, due to generation in this low lifetime region, which is much in excess of that observed with small gate
Figure 2.1 Geometry of SOS-GCD Structure
Figure 2.2 Charge, Field and Potential Distribution
Normal to surface of SOS-GCD
voltages. A fixed positively charged layer will keep the interface in accumulation until the field component due to the gate electrode depletes this region.

Application of the Poisson analysis to this problem is relatively straightforward. It is advantageous, however, to consider two cases, i.e., Case I, depletion is short of the Si-Sapphire interface, and, Case II, depletion extends through the silicon film.

Case I. Depletion thickness less than film thickness.

\[
\frac{dD}{dx} = \varphi \quad 2.1-a
\]

\[
D = D_{ox} \quad 0 \leq x \leq t_{ox} \quad 2.1-b
\]

\[
D = D_{ox} + Q_{ss2} + q \int_{t_{ox}}^{x} N_B(x) \, dx, \quad t_{ox} \leq x \leq t_{ox} + x_d \quad 2.1-c
\]

\[
\frac{d\psi}{dx} = -\frac{D}{\varepsilon} \quad 2.2-a
\]

\[
\psi(x) = V_G - D_{ox} \frac{x}{\varepsilon_{ox}} \quad 0 \leq x \leq t_{ox} \quad 2.2-b
\]

\[
\psi(x) = \psi_{xo} - (D_{ox} + Q_{ss2})(x - t_{ox})/\varepsilon_{si} - q \int_{t_{ox}}^{x} \frac{dy}{\varepsilon_{si}} \int_{t_{ox}}^{y} N_B(z) \, dz \quad 2.2-c
\]

\[
t_{ox} \leq x \leq t_{ox} + x_d
\]

At the bottom of the depletion layer, \( \psi(x_d) = 0 \) and \( D(x_d) = 0. \) Therefore
\[ p_{ox} = -q \int_{t_{ox}}^{t_{ox}+x_d} N_B(x)dx - Q_{ss2} \frac{\Lambda}{\epsilon_{si}} = - (Q_B + Q_{ss2}) \quad 2.3 \]

\[ \psi_{xo} = \left( V_G - \frac{p_{ox}}{c_{ox}} \right) = V_G + \left( Q_B + Q_{ss2} \right) / c_{ox} \quad 2.4 \]

\[ \Delta \psi = \frac{q}{\epsilon_{si}} \int_{t_{ox}}^{t_{ox}+x_d} dy \int_{t_{ox}}^{y} N_B(z)dz \quad 2.5 \]

\[ c_{si} = \frac{\epsilon_{si}}{x_d} \quad 2.6 \]

\[ c_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \quad 2.7 \]

We further define:

\[ Q_B(x) \triangleq q \int_{t_{ox}}^{x} N_B(x)dx \quad 2.8 \]

\[ \Delta \psi_x \triangleq \frac{q}{\epsilon_{si}} \int_{t_{ox}}^{x} dy \int_{t_{ox}}^{y} N_B(z)dz \quad 2.9 \]

Then the potential is:

\[ \psi(x) = V_G + \left( Q_B(x) + Q_{ss2} \right) / c_{ox} \]

\[ + \frac{Q_B(x - t_{ox})}{\epsilon_{si}} - \frac{\Lambda}{\epsilon_{si}} \psi_x \quad 2.10 \]

For any depletion depth \( x_d = x - t_{ox} \),

\[ V_G = - \left( Q_B + Q_{ss2} \right) / c_{ox} - \frac{Q_B}{c_{si}} \frac{\Lambda}{\epsilon_{si}} \psi \quad 2.11 \]
Equation (11) may be used to calculate the gate voltage required to deplete any arbitrary doping profile to the depth $x_d$. Note also that from (11):

$$\frac{dV_G}{q} = -\left(\frac{1}{C_{ox}} + \frac{1}{C_{si}}\right)\frac{dQ}{dx_d} + \frac{d\Delta\psi}{dx_d}$$

where $C_T$ is the measured gate capacitance. Carrying out (carefully) the indicated differentiations with respect to $x_d$, one obtains:

$$N_B(x_d) = -\frac{C_T}{q} \frac{dV_G}{dx_d}$$

Further, from (6):

$$x_d = \frac{\varepsilon_{si}}{C_{ox}} \left(\frac{1 - C_N}{C_N}\right)$$

or,

$$x_d = \left(\frac{\varepsilon_{si}}{C_{ox}}\right) \left(\frac{1 - C_N}{C_N}\right) t_{ox}$$

where $C_N = C_T/C_{ox}$ is the normalized capacitance which could be obtained from measurements. Note that equations (13) and (14) provide a parametric pair which may be used to estimate the doping profile $N_B(x)$ for the depletion region giving rise to the capacitance $C_{si}$ which is included in the measurement.

The leakage current due to generation of carriers in the depletion region of the field induced junction is simply given by:

$$\delta I_{gen} = qA \int_{t_{ox}}^{t_{ox} + x_d} \frac{n_i}{2\tau(x)} \frac{d\tau}{dx}$$

or,

* less overlap capacitance.
\[ \tau(x_d) = \frac{1}{2} q n_i / (\partial I_{\text{gen}} / \partial x_d) \] \hfill 2.16

Again (14) and (16) form a parametric pair for establishing the lifetime profile from junction current vs. gate voltage measurements if one assumes that the measured junction current, \( I_r \), is equal to the generated current, \( I_{\text{gen}} \). Figure 2.3 shows typical doping and lifetime profiles obtained by applying these parametric equations to Kranzer's data.

Case II. Full depletion of the silicon film.

In this case, only the regions for solution of (1-a) and (2-a) are extended. On the sapphire side of the si-saph. interface we have:

\[ D_{sa} = D_{ox} + Q_{ss2} + Q_B + Q_{ss1} \] \hfill 1-c

\[ \psi_{sa} = \psi_{xo} - (D_{ox} + Q_{ss2})/C_{si} - \Lambda \psi \] \hfill 2-c

When this full depletion occurs, the field generally will be determined by boundary conditions and geometry so that \( \psi_{sa} \) will no longer be a constant value across the si-saph. interface. However, (1-c) and (2-c) may be used to establish the interface boundary conditions for a field solution in the sapphire region. Combining (1-c) and (2-c), we obtain:

\[ \psi_{sa} = (Q_B + Q_{ssl} - D_{sa})/C_T + Q_{ss2}/C_{ox} + V_G - \Lambda \psi \] \hfill 2.17

In the following, (2-17) is used in obtaining a numerical solution for the field in the sapphire when the through depletion occurs.

The equations obtained here can be used two ways. As pointed out, the pairs (13) - (14) and (14) - (16) can be used for analysis of experimental data as was done by Kranzer. If the profiles \( \tau(x) \) and \( N_B(x) \) are
Figure 2.3 Doping and Lifetime Profiles in Silicon Film.
available, then (6), (7), (11) and (13) can be integrated (we use numerical methods) to obtain the capacitance voltage $C_T$ vs. $V_G$ (or $C_N$ vs. $V_G$) and $\delta I_{\text{gen}}$ vs. $V_G$ curves.
CHAPTER 3
SIMPLIFIED TWO-DIMENSIONAL ANALYSIS

This work was done after that reported in Chapter 4; consequently, some insight into the electrical behavior of the GCD on SOS had been obtained. It was known that the 1-D depletion model gave a fairly good approximation before through-depletion if \( Q_{SSI} \) (the fixed charge at the Silicon-Sapphire interface, SSI) was large enough to prevent depletion from the bottom of the film upward. In this case, the depletion edge advances downward with increasing \( |V_G| \) with the edge parallel to the film surface. It seemed plausible, therefore, that with \( Q_{SSI} > 0 \) an electron accumulation layer would exist at the SSI and that this accumulation layer would be gradually reduced across the SSI as the gate voltage, \( |V_G| \), increased. In the 2-D self-consistent depletion analysis (SCDA) discussed in Chapter 4, this type of behavior can be modeled; however, the program converges slowly when the gate field penetrates significantly into the sapphire substrate. Thus, it was not practical to use the program to calculate C-V and I-V curves and to change parameters such as the film thickness, geometry etc.

It was concluded that a simplified program might be useful, especially after through-depletion occurred. In this program, the film parameters could be changed freely, e.g. \( Q_{SSI} \) was a point of prime interest. It was already known that large values of \( Q_{SSI} \) caused a large offset in the C-V curves which had not been observed experimentally.
Meyer had observed small offsets and Heiman had observed a lack of "through-depletion" (very large offsets) for deep depletion transistors. This behavior had been explained in terms of a layer of fixed charge within a high-resistance glassy interlayer between the silicon film and the sapphire substrate. The fixed charge resulted from ionized impurities, which might be unintentional contaminants or (presumably) doping impurities introduced laterally through the layer from the P+ and N+ regions. If doping impurities are introduced, note that acceptors from the P+ region would reduce $Q_{SSI}$ at the inner edge of the annular depletion capacitance and donors from the outer N+ region would increase $Q_{SSI}$. Therefore, the distribution for $Q_{SSI}$ would generally increase from the inner radius to the outer radius. The simplified program allows the treatment of $Q_{SSI}$ as a non-uniform distribution on the SSI. Such phenomena could possibly explain the lack of a sharp drop in the C-V curves when through-depletion occurs.

The algorithm for the simplified model is as follows:

1. Starting with an assumed set of boundary conditions, typically with $\psi = 0$ on the Si-sapph interface, solve for the potential field in the sapphire using a successive-over-relaxation procedure (SOR).

2. Calculate the electric displacement field, $D$, on the sapphire side of the interface. Calculate the $D$ field on the silicon side of the interface with the assumed surface potential using the one-dimensional formulas in Chapter 2.

3. If $D_{sa} - D_{si} > Q_{SSI}$ at $r = r_1$ on the interface, assume that at this point the surface is depleted of free carriers.
and use (2-17) for boundary condition at this point for a new SOR solution. Test each point before starting a new solution.

4. Repeat (1) through (3) until no additional points on the interface satisfy the inequality of (3).

5. Increment the boundary value, \( V_G \), and repeat.

Additional criteria are included in the algorithm to account for inversion. For example, when applying (2-17), the surface potential, \( \psi_{x_0} \), tested to determine if \( \psi_{x_0} < V_J - 0.55 - (kT/q) \ln(N_B(1)/n_i) \) where \( N_B(1) \) is the doping of the silicon film at \( x = t_{OX} \). If the inequality is satisfied, then \( \psi_{x_0} \) is set equal to the right hand side and the B. C. given by (2-17) is expressed in terms of \( \psi_{x_0}^* \).

3.1 The Simplified Analysis Program

The program listing is given in Appendix A. It consists of a main program for implementing the algorithm and three subroutines. One subroutine establishes the lifetime and doping distributions to be used in the calculation. A second subroutine explicitly specifies the steps used in the SOR calculation and tests the residual to determine the maximum value during one sweep through the field. The third subroutine outputs the field data for the sapphire region. The main program proceeds with, first, a calculation of the capacitances and junction current vs. the gate voltage before the through-depletion occurs. The results from these calculations allow the establishment of the validity of assumed lifetime and doping distributions for the model as well as the value for the Si-SiO\(_2\) interface charge \( Q_{ss2} \).

After the one-dimensional calculations, the gate voltage is incremented to a value sufficient for the gate field to penetrate the...
sapphire. Then the two-dimensional problem in the sapphire is solved repetitively for a sequence of gate voltages in order to determine the gate electrode charge and the incremental capacitance. The SOR solution is based on the Gauss' law principle applied at each grid point within a cylindrical region. This formulation is set forth in a general form in Chapter 4 where the dielectric discontinuities and variable grid spacing are considered.

3.2 Calculated Results for Capacitance and Junction Currents.

Figures 3.1 and 3.2 show the calculated results for the case where through-depletion is not achieved. Circles represent Kranser's data. Such errors as exist result from manipulating the data since the program for conditions before through-depletion is based upon a self-consistent 1-D model. The calculated capacitance included parasitics from the stray capacitance of the probe which is incompletely guarded and an overlap capacitance between gate and the P+ region. The probe stray was measured and is approximately 1 pF. The gate – P+ overlap at the Si-SiO₂ interface can be estimated from the intentional overlap (0.75 mils) designed into the structure, but the overlap at the gate P⁺ edge on the SSI must be estimated. This overlap was adjusted to give the correct minimum capacitance. Scott et al. have discussed this overlap which is troublesome for fabricating SOS integrated circuits, since sufficient overlap produces a drain-to-source short circuit.

Figure 3.3 shows the calculated capacitance vs. gate bias for an entire range of Vg and two values of Vj. The dotted curve shows the results for a low, uniform value Q_{ss}/q = 7.5 × 10⁹ cm⁻² and the dashed curve shows the result for a larger uniform value Q_{ss}/q = 1.25 × 10¹¹.
Figure 3.1 Gate Capacitance vs. Gate Bias

Figure 3.2 Junction Current vs. Gate Bias
Figure 3.3
Gate Capacitance vs.
Gate Bias.
$Q_{ss2}/q = 2.1 \times 10^{11} \text{ cm}^2$
$t_{Si} = 0.8 \text{um}$
$t_{ox} = 0.4 \text{um}$
The solid curve is for an exponentially distributed \( Q_{SSI} \) with \( Q_{SSI}/q = 7.5 \times 10^9 \) on the inner radius and \( Q_{SSI}/q = 1.25 \times 10^{11} \) on the outer radius of the annular depletion capacitance. Obviously, a low uniform \( Q_{SSI} \) gives a sharp drop in \( C \) when through-depletion occurs while a large value of \( Q_{SSI} \) may give a noticeable offset (threshold for \( V_G \)) or may even preclude through-depletion before the inversion at the Si-SiO\(_2\) interface occurs. The gradual reduction of \( C \) due to the gradual removal of the accumulation charge on the SSI due to \( Q_{SSI} \) can be explained by a non-uniform distribution of \( Q_{SSI} \) on the SSI.

Figures 3.4 and 3.5 show the influence of the charge \( Q_{SS2} \) (at the Si-SiO\(_2\) interface) and the oxide thickness on the C-V curves. Figure 3.6 shows the increase in the junction current caused by generation on the SSI as the accumulation layer is reduced. The depletion model augmented by a surface generation model on the SSI can account for increases in current up to the point where the accumulation layer on the SSI is fully depleted. The surface recombination velocity used for the results in Figure 3.6 corresponds to an average lifetime of 2 n sec for a 0.1 micron layer. Experimentally, it is observed that the current continues to increase until inversion sets in, at which point the current falls off. The calculated field patterns discussed in the next section give some insight into what may be happening in the inversion region.

3.3 Calculated Field Patterns

Figure 3.7 shows equipotential surfaces in the sapphire for a through-depleted condition while Figure 3.8 shows the normal electric flux density for a through-depleted and an inverted condition. In
Figure 3.4
Gate Capacitance vs. Gate Bias

Figure 3.5
Gate Capacitance vs. Gate Bias
Figure 3.6 Junction Current vs. Gate Bias
Figure 3.7 Equipotential Contours for Field in Sapphire

Figure 3.8 Normal Electric Flux Density on Silicon-Sapphire Interface
Figure 3.9 the radial field profiles along the silicon-sapphire interface are shown for three values of gate voltage. Note that the minimum field location shifts toward the P⁺ region with increasing gate voltage. Collected hole current flows along the Si-SiO₂ interface while electron current flows on the SSI. At the center of the field, the electron current is approximately 10₀nA, and if this current were confined in a layer 0.1 micron thick and the field value were 500V/Cm, the required electron density would be 10¹² Cm⁻³. This value would result in a channel resistance of approximately 100 Megohm; however, even this low a carrier density is significant in terms of recombination, since hole densities greater than 10⁸ Cm⁻³ would result in net recombination. Apparently, all of the thermally generated carriers are not collected, and these may very well be those generated near the SSI. After the SSI is fairly well depleted, further increase in the gate voltage increases the radial field and results in an increase in the collection of the thermally generated carriers. However, when inversion sets in, the radial field drops substantially. This must be accompanied by an increase in the electron concentration on the SSI. Furthermore, the buildup of the hole concentration on the Si-SiO₂ interface will result in holes back diffusing toward the SSI. Therefore, it is quite plausible that this effect results in a decrease in the collected current with the onset of inversion. Figure 3.10 shows the integrated transit time from the P⁺ to N⁺ region along the SSI. Note the increase in this transit time as inversion sets in. Elementary arguments show that the total electron charge on the SSI must therefore increase accordingly or that the current must drop. The experimental results indicate a small drop in the current; therefore, the electron density must increase. The increase in the hole density due to back diffusion could then account for a reduction in the net thermal generation in the SSI region which results in a lower current.
Figure 3.9 Radial Field Profiles along Silicon-Sapphire Interface.

Figure 3.10 Radial Transit Time from N -N to P⁺-N Junction.
3.4 Conclusions

The following conclusions were drawn from the results presented in this chapter.

1. The falling part of the C–V curve can be described with a 1-D depletion model before through-depletion and 2-D model afterward. Adjusting the intensity and distribution of the fixed charge $Q_{sSI}$ allows the observation of three types of behavior:
   (a) a sharp drop in $C$ at through-depletion if $Q_{sSI}$ is small
   (b) An offset, or threshold for $|V_G|$, at through-depletion if $Q_{sSI}$ is large. The offset may be large enough to prevent removal of the electron accumulation layer before inversion at the Si-SiO$_2$ interface occurs.
   (c) A continuous reduction of $C$, as observed by Kranzer, may be obtained from a non-uniform distribution of $Q_{sSI}$. This type of distribution is plausibly the result of impurities diffusing laterally in the SSI from the P$^+$ and N$^+$ regions.

2. The minimum capacitance is dominated by the capacitances of the sapphire substrate, the gate–P$^+$ overlap, and the parasitic fields of the incompletely guarded probe and lead wire. All of these contributions are approximately equal.

3. The silicon film thickness has a small effect on the minimum capacitance observed. Small variations (±20%) in producing the thin film would be difficult to detect.

4. The effect of the oxide thickness on the minimum capacitance is not large but is more significant than that of the silicon film.
5. The concept of a surface generation current on the depleted silicon-
sapphire interface is useful in conjunction with the 1-D depletion
model for calculating the I-V characteristic. The depletion model
predicts too rapid a reduction of carrier density with increasing
gate voltage near the SSI; hence the generation component increases
too rapidly unless the lifetime is made artificially high. (See
the level-off in Figure 2.3). Treatment of the reduction of the
electron accumulation in terms of a surface layer for the final
stage of depletion leads logically to the use of a surface
generation velocity on the SSI.

6. When inversion occurs, the radial field component along the silicon-
sapphire interface is substantially reduced. The radial transit
time increases substantially; consequently there is an increase
in the electron density on the SSI and a reduction in current. The
reduction in current is probably due to the decrease in net thermal
generation near the SSI because of the increase in the electron
density and of the hole density due to holes diffusing back from
the high concentration region on the inverted Si-SiO₂ surface.

Otherwise it was found that the modified program was efficient for
economical generation of data and could easily be checked for convergence.
It was found that for sapphire thicknesses in excess of 3 mils, the thick-
ness or the boundary conditions, i.e. either zero normal field or zero
potential, had little effect on the field in the film or on the calculated
capacitance, current, etc.
CHAPTER 4

COMPLETE TWO-DIMENSIONAL ELECTROSTATIC ANALYSIS OF THE SOS-GCD

A more accurate cross-section diagram of Kranzer's\textsuperscript{5,6} devices is shown in Figure 4.1 which shows that the gate electrode does not completely cover the annular N-region between the P+ and N+ diffusions. One would anticipate fringing effects because of the lack of overlap on the N+ edge, and that the fringing will be more significant as the silicon film is depleted to the sapphire substrate. A two-dimensional model within the film itself is necessary to account for the fringing and to investigate the transit time for the movement of thermally generated carriers from generation to sink sites.

Significant two-dimensional effects fall into two categories. (1) The effect of electrostatic field upon the determination of the gate capacitance is essentially a one-dimensional phenomena until the film is depleted through to the sapphire substrate. After through-depletion, the field has a strong two-dimensional character. (2) The small two-dimensional effect, as noted by a small radial field component in the depletion region, before the through depletion will have a significant effect upon the reverse current-gate bias relationship. Analysis of the problem must be done using numerical techniques. First, the appropriate equations must be formulated in a finite difference scheme, and then a suitable grid must be chosen to span the field of interest allowing the necessary resolution in critical regions.
4.1 Electric Equations

It was assumed that the carrier velocity depended linearly upon the electric field, an assumption of dubious validity near the P+N edge but reasonable otherwise. The current densities, $J_p$ for holes and $J_n$ for electrons are:

$$J_p = -qD_p \nu_p - q\mu_p p \nabla \psi$$  \hspace{1cm} 4.1

$$J_n = qD_n \nu_n - q\mu_n n \nabla \psi$$  \hspace{1cm} 4.2

The Shockley-Read recombination model was assumed so that the net recombination rate $U$ is given by:

$$U = (pn - n_i^2) \left[ \frac{1}{\tau_p (n + n_i)} + \frac{1}{\tau_n (p + n_i)} \right]$$  \hspace{1cm} 4.3
with \( t_p = t_n = t \), a function of \( z \). Defining normalized fluxes \( F_p \) and \( F_n \) and generation rates \( G_p \) and \( G_n \) by:

\[
F_p = V_p + (\psi/V_T)p
\]
\[
F_n = V_n - (\psi/V_T)n
\]

where \( V_T = kT/q \),

\[
G_p = \frac{G}{D_p}
\]
\[
G_n = \frac{G}{D_n}
\]

We then write the continuity equations as:

\[
\nabla \cdot (Vp + (\psi/V_T)p) = G_p
\]
\[
\nabla \cdot (Vn - (\psi/V_T)n) = -G_n
\]

These equations must be solved simultaneously with Poisson's equation:

\[
\nabla \cdot (\varepsilon \nabla \psi) = -q(N_d + p - n)
\]

The algorithm for a solution is based upon Gauss' theorem:

\[
\int_S F \cdot nds = \int_V \nabla \cdot Fdv
\]

Equation 4.11 is applied to each volume element in the grid. The appropriate volume element is a cylindrical ring of radius \( r_i \), thickness \( \Delta r_i \) and height \( h_j \). Normal fluxes, \( F_B \), bottom, \( F_R \), right, \( F_T \), top, and \( F_L \), left, at the elemental surfaces are expressed in finite difference form for holes as:

\[
F_B = \frac{P_{i,j} - P_{i,j-1}}{h_{j-1}} + \frac{\psi_{i,j} - \psi_{i,j-1}}{V_{T,j-1}} (\frac{P_{i,j} + P_{i,j-1}}{2})
\]
\[-F_L = \frac{P_{i+1,j} - P_{i-1,j}}{\Delta r_{i-1}} + \frac{\psi_{i+1,j} - \psi_{i-1,j}}{V_T \Delta r_{i-1}} \left(\frac{P_{i+1,j} + P_{i-1,j}}{2}\right) \quad 4.13\]

\[-F_R = \frac{P_{i+1,j} - P_{i-1,j}}{\Delta r_{i-1}} + \frac{\psi_{i+1,j} - \psi_{i-1,j}}{V_T \Delta r_{i-1}} \left(\frac{P_{i+1,j} + P_{i-1,j}}{2}\right) \quad 4.14\]

\[-F_T = \frac{P_{i+1,j} - P_{i-1,j}}{h_{j+1}} + \frac{\psi_{i+1,j} - \psi_{i-1,j}}{V_T h_{j+1}} \left(\frac{P_{i+1,j} + P_{i-1,j}}{2}\right) \quad 4.15\]

Applying Gauss' theorem:

\[\frac{\pi}{2} \frac{(r_{i+1} - r_{i-1})}{2} F_L + 2\pi \frac{(r_{i+1} + r_{i-1})}{h_j} h F_L + \frac{\pi}{2} \frac{(r_{i+1} - r_{i-1})}{2} F_T\]

\[= -\pi \frac{(r_{i+1} - r_{i-1})}{2} \frac{(r_{i+1} + 2r_i + r_{i-1})}{2} h G_p \quad 4.16\]

Defining:

\[ACR(I) \triangleq \frac{(r_{i+1} - r_{i-1})(r_{i+1} + 2r_i + r_{i-1})}{4} \quad 4.17\]

\[BCR(I) \triangleq \frac{(r_i + r_{i-1})(r_i + r_{i-1})}{(r_i - r_{i-1})} \quad 4.18\]

\[DCR(I) \triangleq \frac{(r_{i+1} + r_i)(r_{i+1} - r_i)}{(r_{i+1} - r_i)} \quad 4.19\]

\[DCR(I) \triangleq ACR(I) \quad 4.20\]

and,

\[AP = ACR(I) \ast H^{-1} \ast (1 - \frac{\psi_{i+1,j} - \psi_{i-1,j-1}}{2V_T}) \quad 4.21\]

\[BP = BCR(I) \ast (1 - \frac{\psi_{i+1,j} - \psi_{i-1,j-1}}{2V_T}) \quad 4.22\]
\[ DP = DCR(I) \times H \times (1 - \frac{\psi_{i+1,j} - \psi_{i,j}}{2V_T}) \]  \hspace{1cm} 4.23

\[ EP = ECR(I) \times H^{-1} \times (1 - \frac{\psi_{i+1,j} - \psi_{i,j}}{2V_T}) \]  \hspace{1cm} 4.24

where \( H = h \) and \( H^{-1} = 1/h \). Similar expressions are found for electron concentrations except that the drift term containing \( \psi \) has the opposite sign. These coefficients are \( A_0, B_0, D_0 \) and \( E_0 \). Then:

\[ CP = A_0 + B_0 + D_0 + E_0 \]  \hspace{1cm} 4.25

\[ CO = A_P + B_P + D_P + E_P \]  \hspace{1cm} 4.26

Finally,

\[ -A_P \times P_{i,j-1} - B_P \times P_{i-1,j} + C_P \times P_{i,j} - D_P \times P_{i+1,j} - E_P \times P_{i,j+1} = -ACR(I) \times H \times G_P \]  \hspace{1cm} 4.27

A similar expression is found for the electron concentration \( n \).

In further work, a concession could be made to the nonlinearity of the drift velocity by testing the term \( \Delta \psi / 2V_T \) in calculating \( A_P, B_P \), etc. If this quantity is greater than a saturation value, \( v_{sat} \times \Delta t / 2V_T \), etc. it could set equal to the saturation value with \( v_{sat} \) taken as \( 8.5 \times 10^6 \) cm/sec and \( 4.4 \times 10^6 \) cm/sec for holes and electrons respectively. Values of 5.2 and 13 cm²/sec for the diffusion constants were bulk values, thus too high, and should be modified for further work.

Boundary conditions used were zero normal current at the Si-SiO₂ and Si-Saph interfaces and \( J_{nx} = 0 \) and \( p = 0 \) at the left edge and \( J_{px} = 0 \) and \( n = N_d \) at the right edge.
For the space charge equation 4.10, we proceed in a similar manner with additional defined terms which allow handling the discontinuity in the permittivity:

\[ AZ(J) = \frac{\varepsilon_{j-1}}{(Z_j - Z_{j-1})} \]  
\[ BZ(J) = \frac{\varepsilon_j (Z_{j+1} - Z_{j-1}) + \varepsilon_{j-1} (Z_j - Z_{j-1})}{2} \]  
\[ DZ(J) = BZ(J) \]  
\[ EZ(J) = \frac{\varepsilon_{j+1}}{(Z_{j+1} - Z_j)} \]

and,

\[ Q_{i,j} = ACR(I) \times q(N_d + p - n) + ACR(I) \times Q_{s1,i,j} \]

where \( Q_s \) is a surface charge distribution such as \( Q_{ss1} \) and \( Q_{ss2} \) on the interfaces. Then,

\[ A_{i,j} = ACR(I) \times AZ(I) \text{ etc.} \]

So that we have

\[ -A_{i,j} \psi_{i,j-1} - B_{i,j} \psi_{i-1,j} + C_{i,j} \psi_{i,j} + D_{i,j} \psi_{i+1,j} - E_{i,j} \psi_{i,j+1} = Q_{i,j} \]

where

\[ C_{i,j} = A_{i,j} + B_{i,j} + D_{i,j} + E_{i,j} \]

The boundary conditions applied are best illustrated in the drawing of the grid system shown in Figure 4.2.
Figure 4.2 Diagram of Interlinking Fields
4.2 The Grid System

Choice of a reasonable grid system is the most challenging task in the analysis. One needs a fine grid within the silicon film to determine the small fields which exist before through depletion. However, if this is extended into the sapphire, an unreasonably large number of grid points is required to span a sufficiently large region in the sapphire. The accuracy of the field determination in the sapphire influences greatly that of the field in the film, particularly after through depletion. Figure 4.2 illustrates how the problem was approached. A 92 x 56 point + 8 x 10 point mesh was established to cover the films and air space over the naked oxide and a thin region within the sapphire. Then a 10 x 40 points mesh was selected to cover the sapphire. A linking mesh of 10 x 40 points was chosen for interpolation between interior points of the meshes and their boundaries. The respective field are $U + UA$, $V$, and $W$.

The radial spacing in the U field is non-uniform to allow a finer mesh near the $P + N$ junction. The Z spacings in the V and W fields are non-uniform with a finer mesh near the upper boundaries. An exponential type spacing is used.

4.3 The Algorithm

The system of equations is solved using the Gauss-Seidel method with a relaxation parameter $\omega$. At the end of the nth iteration, the field and carrier concentrations have been estimated at all field points. The $(n + 1)$th estimate for $\psi$, for example, is obtained as:

$$
\psi_{i,j}^{n+1} = (\Lambda_{i,j} \psi_{i,j-1}^{n+1} + B_{i,j} \psi_{i-1,j}^{n+1} + D_{i,j} \psi_{i+1,j}^{n+1} + E_{i,j} \psi_{i,j}^{n} + Q_{i,j}^{n})/C_{i,j} \quad 4.35
$$
where \( 0 < \omega < 2 \) and typically \( \omega \approx 1.7 \).

The equations for \( \Pi_{ij} \) and \( n_{ij} \) may be solved in a similar manner.

The indicated sweep is from the left bottom corner, across and up through the field to the top right hand corner. After a sweep is completed, the order for the next sweep can be chosen to be different. The sweep order simply depends upon the start and end indices on two nested DO loops, and changing these corresponds to switching the superscripts \( n \) and \( n+1 \) in (4.35).

After a sweep through the field, all of the coefficients, \( A_{ij} \), \( \Pi_{ij} \), \( A_{0ij} \), etc., \( G_{ij} \) and \( Q_{ij} \) are calculated in terms of present estimates. Then the next sweep of the relaxation procedure is carried out. The iterative process is terminated when the selected residuals \( \Delta \psi \), \( \Delta p \) or \( \Delta n \) are within the bounds prescribed.

4.4 Discussion of Program Operation

It was realized that the computational problem was very large.

Initially the program was developed so that \( Q_{ij} \) was calculated using a depletion model, i.e. \( \rho_{ij} = qN_d \) for \( \psi_{ij} < kT \ln(N_d/n_i)/q \) and \( \rho_{ij} = 0 \). Otherwise the potential was limited at \( kT \ln(N_c/n_i)/q \). For the depletion model, approximately 8 minutes of CPU time (UNIVAC 1106) was required for satisfactory convergence without through-depletion. The procedure required 800 iterations and resulted in a potential residual on the order of \( 1 \text{mV} \). When through depletion occurred, the residual was on the order of \( 15 \text{mV} \) and decreasing slowly after this number of iterations. This convergence was poor for calculation of the incremental capacitance.
since the differences in two field distributions were involved. For obtaining semiquantitative descriptions of the field, the results were adequate.

It was easy to include the continuity equations into the program. The relaxation procedure for \( p \) and \( n \) was carried out prior to calculating \( Q_{i,j} \) which utilized these values. The program listing in Appendix B includes this feature. After computation of \( Q_{i,j} \), the relaxation of the potential \( \psi \) was carried out. The results from this procedure were neither surprising nor encouraging. After 20 minutes of computation time, the convergence was poor. Qualitative features of the fields were reasonable; however, from a quantitative standpoint it was obvious that perhaps 1 hour of computational time would be needed to establish an accurate solution for one set of boundary conditions. Therefore, use of the program for modeling to calculate C-V and I-V curves for different doping and lifetime distributions was out of the question.

Subsequently the program was modified leaving out the continuity equation. The space charge was calculated as discussed above, after an alternative scheme was tried and ruled out. In the alternative scheme the space charge was calculated using an exponential formula involving the potential. This scheme was discussed in a preceding report. This method increased the computing time too much for a dubious contribution to the accuracy.

After the fields are calculated using the depletion approximation for the space charge, the charge on the gate electrode, \( Q_{EL} \), in the substrate, \( Q_{SIL} \), and the current, \( I_{SIL} \), are computed from sums approximating the appropriate integrals:
\[ Q_{EL} = \int_{S_1} \overline{D} \cdot \overline{n} \, ds \quad 4.37 \]
\[ Q_{SIL} = \int_{V} \varphi \, dv \quad 4.38 \]
\[ I_{SIL} = \int_{V} q \, G \, dv \quad 4.39 \]

where \( S_1 \) is the surface of the Si-SiO\(_2\) interface and \( V \) is the volume of the n-region.

Note that in using the depletion approximation \( G = n_i/2\tau \) and no recombination in the space charge region is allowed. This causes some difficulties as we shall see later.

4.5 Discussion of computed Results

In Figure 4.3 the concentration and potential profiles along a cylindrical surface approximately midway between the P + N and NN+ junctions are presented. The convergence of the calculation was poor, showing inconsistencies in the radial field distribution for the concentrations given by the solution. Nevertheless, the qualitative results are interesting. The gate voltage is \(-10V\) which corresponds experimentally to the condition for through depletion, although through-depletion is not shown here. The solution shows a significant pile-up of carriers near each interface, with the pile-up of electrons at the Si-sapphire interface being of particular interest. In this region the lifetime is very low in the model used, and while the hole concentration is low, the \( \text{pn} \) product is high enough for significant recombination to occur. The calculated current for this condition is approximately 14nA in fair agreement with the 18nA measured by Kranzer, and certainly dramatically better than
Figure 4.3 Carrier Concentration, Doping, and Potential Profile.
succeeding results using the depletion model. The location of the zero space charge surface is in fair agreement with the depletion edge found later using the depletion approximation.

After the program was modified deleting the continuity equations, it was run for a series of gate voltage values and for different values of surface charge, \( Q_{\text{ssl}} \). Figures 4.4 and 4.5 show the depletion edges for two different values of \( Q_{\text{ssl}} \), the Si-sapphire interface. Figure 4.4 shows that, with \( Q_{\text{ssl}} = 0 \), the field from the sapphire due to the P+N junction penetrates the film. Qualitatively this is what one expects, with a significant penetration into the lightly doped silicon near the interface (2.6 \( \times \) \( 10^{14} \) cm\(^{-3} \) doping at the interface). One should keep in mind that the horizontal scale is over 150 times the vertical scale when interpreting the graph. Figure 4.5 shows that for \( Q_{\text{ssl}}/q = 2.67 \times 10^{11} \) the depletion edge remains parallel to the Si-SiO\(_2\) interface advancing into the film.

The calculated capacitances for the results in Figures 4.4 and 4.5 did not agree with the qualitative pictures of the depletion edge given. The convergence of the potential calculation was suspect and the number of iterations was increased to 800 per point where the starting solution taken was the solution for the last gate bias value. In Figure 4.6 the left hand curves were obtained in this way. The agreement of curve B with Kranzer's data was encouraging. Circles indicating his data were obtained from his normalized capacitance curve using the maximum calculated value of 13.9 pF. Curve A, with the larger value of \( Q_{\text{ssl}} \), shows the same offset that was observed in the simplified two-dimensional analysis. The disagreement at the left knee was attributed to the crude description of the doping profile and the \( Q_{\text{ssl}} \) value chosen to compensate...
Figure 4.4 Depletion Edge Contours.

Figure 4.5 Depletion Edge Contours.
Figure 4.6 Gate Capacitance vs. Gate Bias \( Q_{ss}/q = 2.67 \times 10^{11} \)

See text for discussion of curve C.
this. Convergence problems were suspected because the calculated curve leveled off above the data, since this was observed before. A determination of the capacitance for \(-15 < V_G < -14\) then indicated a value of less than 3 pF with the capacitance falling with the number of iterations. This fell well below the data. Then the solution was started again at \(V_G = -17\) where the capacitance curve should rise again. The calculation was run for 1800 iterations before a change was made in \(V_G\) to determine the capacitance. Then \(V_G\) was incremented in one volt steps and 800 iterations were made per point. The results were perplexing since the beginning capacitance value was 1.5 pF, far below the observed data. Otherwise the curve was shifted to the right of the data which could be accounted for because of improper values for \(Q_{SS2}, Q_{SSL}, N_B(x), t_s1\), etc. Curve C in Figure 4.6 shows these results. At this point it had not been discovered that the capacitance calculation had not allowed for a significant overlap capacitance between the gate and p+ junction. The low value, 1.5 pF, agrees well with the value obtained with the simplified model without overlap.

There was a gross discrepancy between the calculated current, shown in Figure 4.7, and the current measured by Kranzer.\(^6\) A major part of the difficulty was the lifetime model which was an exponential extrapolation of Kranzer's curve\(^5\) which should be a reasonable description near the Si-SiO\(_2\) interface. The "effective lifetime" fitting the I-V data to full depletion which was used in Chapter 3 had not been employed here. However, the results for the low \(Q_{SSL}\) value also show the current at low gate bias is larger than the saturation value with a high \(Q_{SSL}\). The field pattern showed that the Si-sapphire interface was depleted at low gate bias. This points out another difficulty with the depletion model which was
Figure 4.7 Junction Current vs. Gate Bias

\[ I = 2 \times 10^{-3} \exp\left[ -6.32(0.8 - V) \right] \]

\[ Q_{SS}/q = 3.2 \times 10^{10} \]

\[ Q_{BS}/q = 2.67 \times 10^{11} \]
anticipated in the previous section. Namely, this model assumes all current in the depletion region is collected; however, even if the si-sapph interface is depleted, at low gate bias the radial field component is so low that the generated carriers could not be collected before they recombine. Furthermore, most of the increased generation current for the smaller $Q_{gs1}$ value represents holes which would be generated far removed from the P+ N junction thus making collection even more unlikely. Otherwise, the current vs. gate bias curves show that the current increase after through depletion (~ 7nA) observed by Kranzer is too large to be accounted for by extension of the depletion region further into the silicon not under the gate.

Finally, Figures 4.8 and 4.9 show the field distributions in the silicon after through depletion occurs. Values for the potential along the interface agree well enough with those obtained with the simplified model considering the differences in the parameters used. The results in Figure 4.8 are for $V_G = -1.8V$ which is before inversion sets in according to this model, while in Figure 4.9 $V_G = -24V$ and almost all of the Si-SiO$_2$ interface under the electrode is inverted. The results in Figure 4.9 agree qualitatively with what one expects to happen when inversion sets in. The radial component of the field in the top layer of the silicon film is reduced and the collection efficiency drops. This result can of course explain the fall off in the junction current after inversion begins.

4.6 Conclusions

The results obtained with the models discussed in this chapter show the following:
Figure 4.8 Field Pattern After Through-Depletion but Before Inversion $V_G = -18v$

Figure 4.9 Field Pattern After Inversion begins. $V_G = -21V$
1. The actual charge distribution is probably significantly different from the depletion model. Consequently, the depletion of carriers from the silicon-sapphire interface proceeds more slowly than predicted by the depletion model. There is a pile-up of holes at the Si-SiO$_2$ interface and of electrons at the Si-Sapph interface for an N-type film.

2. The depletion model predicts the advancement of a parallel depletion edge from the Si-SiO$_2$ interface; however, unless a fixed positively charged layer is assumed to exist at the Si-Sapph interface, a depletion occurs also from the bottom interface. The field strength in the bottom depletion region is low. Thus if such a region did in fact exist, thermally generated carriers in the region would not be collected. If one assumes that all the carriers are collected, the junction current calculated using an extrapolated lifetime profile is much in excess of the measured values. This latter difficulty is to some extent avoided by using a lifetime profile such as used in Chapter 3.

3. The field pattern obtained after through-depletion and before inversion shows that the collection efficiency of the structure should be significantly enhanced over that obtained before through depletion occurs.

4. The field pattern obtained after inversion at the Si-SiO$_2$ interface has begun shows that the collection efficiency should drop significantly with inversion.

5. The simulations gave current vs. gate bias results grossly different from the measurements; however, they indicated that
the increase in the current with gate bias after through depletion is not simply the result of extension of the depletion layer into the region not under the gate electrode, although this phenomena is also involved (see Figure (4.8)).

Experience with the program operation led to the following conclusions:

6. The extended two-dimensional depletion model converges very slowly even though an attempt was made to minimize the number of points required to span the field of interest by using coarse, fine, and interpolating fields. Such a simulation model is expensive to implement for studying the effects of parameters on the C-V and I-V curves. It is estimated that a simulation with adequate convergence would cost approximately $1 K at external computer time rates at MSU ($360/hr). Application of further programming and numerical analysis expertise could possibly reduce the cost.

7. The two-dimensional model including the continuity equations is even more expensive to implement. However, this model may very well be more useful in gaining insight into the physical phenomena. A disadvantage, other than the extensive amount of computing time, is that mobility parameters are needed, and the scattering phenomena itself is complex in the thin film. Perhaps for the reverse bias condition the scattering phenomena though important is still secondary.
The few results obtained here show that the very small lifetime near the Si-Sapph interface need not necessarily manifest itself in as large a current value as predicted by a depletion model. Very possibly, a region of net recombination may occur thus reducing the actual number of carriers collected.
Concerning the capacitance vs. gate bias curves measured by Kranzer, the following conclusions are made:

1. The initial decrease of the capacitance can be described well by a one-dimensional depletion model.

2. As the depletion extends to the silicon-sapphire interface, the majority carrier concentration there is expelled by increasing the gate bias. Three types of behavior are possible:
   (a) Abrupt expulsion and an abrupt drop in the C-V curve.
   (b) A gradual expulsion and gradual reduction of the C-V curve as observed by Kranzer.
   (c) A threshold may be observed, in some cases resulting in inversion at the Si-SiO₂ interface before depletion occurs.

The behavior may be explained by the presence of a non-uniform fixed charge distribution on the silicon-sapphire interface and by the fact that the depletion occurs as a distributed field effect in which carrier diffusion, scattering, generation and recombination of carriers are involved.

3. The flat part of the C-V curve exhibits a minimum capacitance which is determined mainly by the capacitance of the sapphire, by the overlap capacitance, and by the parasitic in the measurement which cannot be made zero even with
careful guarding. The overlap and parasitic are dominant with 1 - 1.5 pF due to the sapphire.

4. The rise in the C-V curve with further increase in bias is due to inversion of the Si-SiO₂ interface region.

Concerning the junction current vs. gate bias curves measured by Kranzer, the following conclusions are made:

5. The beginning part of the curve rises because of collection of carriers generated in a region which is continually expanded as the gate bias increases. This portion of the I-V curve is useful for obtaining an effective lifetime using a one-dimensional analysis.

6. Depletion through to the silicon-sapphire interface precedes more slowly than predicted by a one-dimensional model. However, it appears reasonable to treat the depletion as a surface phenomena with an increase in collected current due to a surface generation current as the depleted area grows. After depletion of the interface there is a small (12%) increase in current which may be attributed in part to the decrease of the radial transit time and the lateral increase (6%) of the depleted volume as the gate bias is increased further.

7. When inversion of the Si-SiO₂ interface occurs there is a substantial decrease in the radial field and an increase in the radial transit time, which should be accompanied by an increase in the electron concentration on the silicon-sapphire interface and in the hole concentration on the Si-SiO₂ interface. These increases in carrier densities
should result in a reduction in net generation; hence, the collected current drops as observed experimentally.

Concerning the utility of the Gate-Controlled-Diode for lifetime measurements, the following conclusions are made:

8. An "effective-lifetime" profile can be constructed from the C-V and I-V curves using the depletion model. This profile will be meaningful for data obtained for, probably, 50 - 75% of through-depletion and can be extrapolated to through-depletion.

9. The actual generation lifetime will be less than the "effective-lifetime." By obtaining the current at through-depletion and at saturation for a large junction bias voltage, the ratio of the former to the latter is obtained. The "effective lifetime" may by multiplied by this ratio to obtain a better estimate of the generation lifetime.

Concerning the utility of the simulation programs, the following conclusions are made:

10. The two-dimensional programs are too expensive to use for routine interpretation of data. The simplified two-dimensional program is useful for estimating the minimum capacitance and is economical.

11. The two-dimensional program including the continuity equations appears to be the most useful for obtaining insight into charge distributions and carrier flow, but it is very expensive to operate. Further refinements and operation of this program should be carried out.

12. A more extensive one-dimensional model may very well be useful in studying the falling part of the C-V curve. It would not be
predictive of current flow but would probably require input data from the current measurements. Nevertheless, more accurate modeling of charge distributions may be obtained using a model including the continuity equation. Such a model would be inexpensive to implement.
REFERENCES


APPENDIX A

Simplified Two Dimensional Analysis

MAIN PROGRAM -- SIMPLIFIED ANALYSIS OF GCD

THIS IS THE SECOND MONITORED PROGRAM

DIMENSION OR(41),P(;X(41),GFNR(41),X(61),PSIXN(20),MPHN(20),
QGSS1(21),QAG2(41),ALPHA(41),VT42(41),PSISU(41)
REAL *AI,IFC
D=1.464*10
ER=9.335E-14
EPSI=11.7*EO
E=3.0*EO
EPSAA=11.7*EO
EI=S=9.7*EO
H=(J/FE-500
P=3.141*EPSAA/H
P=3.141*EPSAT
Q=1.66E-19

W1=1.524E-2
W2=1.27E-2
W=1
CCEP=EPSAA/H
CLAT=201.*4*EPSAT/12**2
READ5590)GSSP,QSSM,QSS2,S
500 FP MAT(4E10,5)
Q=20*EPS
QPS=8*QSSN
QSS2=9*QSS2
504 FCMAT(2F10.5,5N)
DVA=3.145E-3*P,TSIM)-1.0
W=1+1.905E-3*DWA
W=2-1.905E-3*DWA
AI=3.146*(W1+1.905E-3)*2-W2**2
A2=3.141*(WA-2-((WA-DWA)**2)
A3=3.141*(WA-2-((WA+1.905E-3)**2)
A4=3.141*(WA-2-((WA-1.905E-3)**2)
A1=1.0S55N/QSSP)/WA
D0 I=1
1 QGSS1(I)=QSSP*EXP(RATA*(I-1)*WR/20)
CALL PARAM(TSIM)
RATA(5.505) VGLIM, DLIM, DVG,LIM
506 FCMAT(2F10.3,5N)
CM=1-4,TSIM
TSIM=1-4,TSIM
C COMPUTE THE FIELD COEFFICIENTS

D0 2 I=1.21
2 A(I)=A(I-1)+WA/20
4 X(I)=WA+(I-2)*WR/20
2 5 I=42.61
6 X(I)=A(I)+2*(I-1)+3/20.
5 6 I=2.6
A(I)=A(I)+2*(I-1)X(I-1)+2+X(I)+X(I-1)/4.
B(I)=PI3X(I)+X(I-1)/X(I-1)-X(I-1)
E(I)=A(I)
8 C(I)=A(I)+B(I)*D(I)+E(I)
C COMPUTE THE DIFFERENTIAL AREA DA2(I)

C2=1+1.905E-3
R=0
D0 9 I=1.40
Z2=1+TSIM/40
R=9.6E-5*E*EXP(4.3E22)-1.0
Z2=1+(Z1+Z20)+1.172+70
AZ2(I)=3.1416*(R2-R1)*(R2+P1)
C2=4+Z2(I)*ZINV
Z2=2
R=92
C2=1.5E16*EPSA*C2
C

F1 CONTAINS THE AVERAGE FACTOR O.5 AND OY.
F2 CONTAINS O.5 FOR AVERAGE OY AND EPST
E1=O.OS*STI/40.
E2=O.IO*STI/40/EPST

01 J=11
02 (J)=G(J-1)+F1*(C1(J)+C2(J-1))
UPST(X) =DSIX(J-1)+F2*(QG(J-1)+OR(J-1))
C

CALCULATE INITIAL CAPACITANCES.
CV=EPSO/TOX
CST=E12*A1*COX
C=1.1+F12*A3+CST
C=C1+C2+C3+11
D1=EPSO(600) CGM/TOX/TSIN
FOR AT=O.10X*CGM*PF=F1*F,X*3.5X*TOY*ME=F5.3,5X*TSI,ME=F5.3/
12X*C3+12X*CGPF*12X*CHI, 12X*IREC*12X*V6*13X*YD+13X*

050 CALCULATE C-V-I-V CURVES BEFORE THROUGH DEPLETION.
Q=3E
D1=12 J=2.41
AT=(J-1)*STI/40.
V=1.E4*XD

CST=EPSO/XP
CGM=CGM/COX/(CGM+CS1)
CST=E12*A3*CGM
C=C1+C2+C3+I
C=C1/CAM
D=EPSO(600)
VE=EPSO*CS1+DPSIX(J)
V=SOL/CSER+V0
I=1.9*(1+2*AI)*Q*GENR(J)
ALPHMA(J)=1.1-CED/COX
VTH(J)=CSER/COX
Q2=Q2+C,J*X*(VTH-1.1)
Q2=Q2+C,J*X*(VTH-1.1)*QPA(J)
Q2=Q2+C,J*X*(VTH-1.1)

12 WRITE(6,602) C3,CGM,CH,IPFC,VG,YD,DEL
602 FORMAT(T(10)*F3.5X+10.35X+10.35X+10.35X+10.35X+10.35X+10.35X+10.35X+10.35X+)

THE PRESENT VALUES OF CSI,CGM,COX ARE THE VALUES
NEEDED FOR LATER CALCULATIONS.
SOLVE THE INITIAL FIELD IN THE SAPPHIRE
VNEW=VG*55
01 14 I=1.21
14 V(I+61)=V+1.1
01 DE2=0.1
01 A=20.0.
01 CALL RELAX(OMEGA)
02 LOOP=LOO P+1
IF(MAX GT DILM) 40 TO 16
10 I=1.61
18 94AP=WX(C1+2)+W1.61-W(1.61)
WHITE(6,604) LOOP
18 CALL OUTPUT
18 PRINT (*,900+1) 60 TO 1600
18 VGMAX=-QGSI+CSAP(4)+S1.CER/CST)*QQS2/CSER/DPST
18 PRINT(*,900) VGMIN+VGMAX
606 FORMAT(120X*,VGMIN=*,VGMAX=*,F10.3*,5X*)

C

START SOLUTION FOR PUNCH THROUGH CONDITION.
V=VGMAX
V=16.0
1000 CONTINUE
ITER=0
40 MELAG=O
LOOP=O
M=O
I=O.
1=ILO+40
ITER=2
IF(SELECT(GS1-GQG*QQS2/CSER/DPST)
42 VTH=VTH+MPSUN(I)
IF(*PUP(M),EQ.1.AND.*PUP(M+1),EQ.0) MNW=M
MFLAG = MNEW
560 LC = (0) [P4]  
IT = IT + 1 
DMAX = 0
600 I = 70  I = 220/40 
W = W (I * 61) 
P* = 1 + 0 
Pnew = W (I * 61) 
IF (PUN (M) = EQ. 1) GO TO 66
66 W (I * 61) = 0.
Psin1 (M) = (cosx + v * x + ss1 + CSS1 + PS1) / (cosx + CSI)
G0 TO 66
550 Psin2 (M) = VG + (QSS1 * (1 + 1) + CG + CG + QSS2 - QSSAP (1)) / cosx
G1 (PS1X0 (M), LT, VINV) PS1X0 (M) = VINV
W (I * 61) = (PSI * (PS1X0 (M) - PPS1) + QSSAPW (I, 60) + 2 * CLAT * (W (I - 1, 61) + 1 + 1) + QSS1 * (1 + 1) + QSSAP) / (CSS1 + QSSAP + 2 * CLAT)
G1 (W (I * 61), GT, 0.0) J (I * 61) = 0
I = 2 (W (I * 61) = W (I * 61) + 2 * M1)
70 CALL PELAX (OMEGA)
80 A = 2, 600
12 Qnew (I) = QSSAP * (W (I * 61) - W (I * 61) + 2 * W (I * 61) - W (I - 1, 61)
P + (1 + 1) + QSS1 * (1 + 1) + QSSAP) / (CSS1 + QSSAP + 2 * CLAT)
I = (1.0, 0.0) J (I * 61) = 0
I = 2, 600
10 C = L OUTPUT
20 = IF (F, 64/4) IT = 1
30 C = CALCULATE Q AND THE C
35 Q = 1 = QEL
20 = L = 0
30 C = CALCULATE Q1
30 = Y = COSX * I * (VG - VJ - 1.1)
30 C = CALCULATE Q2
30 Q = 1 = 0
150 J = 2, 61
30 = PSS (J) = ALPHAS (J) * (VG - VJ - 1.1) + VTHP (I)
30 = (PSIS1 (J), LT, VINV) PSIS1 (J) = VINV
150 Q = 2 = QSSAP (J - 1) * COSX * (VG - (PSIS1 (J) + PSIS1 (J - 1)) / 2
30 C = CALCULATE Q3
30 Q = 1 = 0
20 = C = REAL
20 = 100 = 1, 19
20 = 1 = 0
100 Q = (1.0, 0.0) QSS (1) = (3.1416 * AI (I) / PIA) * COSX * (VG - PSIS1 (M))
Q = 1.0 + 2
30 = Q = 1.0 + 2
103 Q = 1.0 + 2
30 = E = 1.0 + 1.507 * (A (I) / PIA + COSX * VG)
30 = E = (E, 0.0) QEL = CG * CN * VG * CN
60 F = VAT (E) * 0X4FL = * F7.3 * 5X5 * CG, PF = * F7.3 * 5X5 * CN = * F6.3 * 5X5 * VG = * F7.3 * 5X5
604 F = VAT (E) * 0X4FL = * 0H LOOP = * 14"
116 W = V - JG 
116 = 1
116 J = (VG - JG) GO TO 1000
1600 STOP
SUBROUTINE PARAM(TSIN)
COMMON A(61), F(61), D(61), E(61), GSA(61), K(61,61), NMAX,
*CU(41), TAU(41)
C U = 24, I = 1
V = (1-1)*TSIN*40.
IF (X.GE.0 .AND. X.LT.0.1) GO TO 2
IF (X.GE.0 .AND. X.LT.0.2) GO TO 4
IF (X.GE.0 .AND. X.LT.0.3) GO TO 6
IF (X.GE.0 .AND. X.LT.0.4) GO TO 8
IF (X.GE.0 .AND. X.LT.0.5) GO TO 10
IF (X.GE.0 .AND. X.LT.0.6) GO TO 12
IF (X.GE.0 .AND. X.LT.0.7) GO TO 14
IF (X.GE.0 .AND. X.LT.0.8) GO TO 16
2 G = Y IF E
F = 0.02
G U = T U 1 A
4 G = 0.1
F = 5.3E15
G U = T U 1 A
6 G = 0.2
F = 5.3E15
G U = T U 1 A
8 G = 0.3
F = 5.3E15
G U = T U 1 A
10 G = 0.4
F = 5.3E15
G U = T U 1 A
12 G = 0.5
F = 5.3E15
G U = T U 1 A
14 G = 0.6
F = 2.3E14
G U = T U 2 0
16 G = 0.7
F = 2.3E14
G U = T U 2 0
18 TAU(I) = E*(6L-8)/EXP(2.08*X)
G U = T U 2 0
20 TAU(I) = 1.76E-1
22 CU(I) = G/EAP(F*(X-2))
24 CONTINUE
RETURN
SUBROUTINE OUTPUT
COMMON A(61), B(61), C(61), D(61), E(61), QSAP(61), W(61,61), DMAX,
* CB(41), TAU(41)
WHITE(6,100)
100 FORMAT(/20X,'SAPPHIRE INTERFACE FIELD','COUL.*CM**2'/)
WHITE(6,102) (QSAP(I), I=2,21,2)
WHITE(6,102) (QSAP(I), I=22,41,2)
WHITE(6,102) (QSAP(I), I=42,61,2)
102 FORMAT(10L1,1,4)
WHITE(6,104)
104 FORMAT(/,20X,'SAPPHIRE POTENTIAL FIELD'/)
DU 2 M=1,61,3
J=62-M
2 WHITE(6,106) (W(I,J), I=2,21,2)
WHITE(6,108)
DU 4 M=1,61,3
J=62-M
4 WHITE(6,106) (W(I,J), I=22,41,2)
WHITE(6,108)
DU 6 M=1,61,3
J=62-M
6 WHITE(6,106) (W(I,J), I=42,61,2)
106 FORMAT(10F10.3)
108 FORMAT(/)
RETURN
END

SUBROUTINE RELAX(OMEGA)
COMMON A(61), B(61), C(61), D(61), E(61), QSAP(61), W(61,61), DMAX,
* CB(41), TAU(41)
DU 2 I=2,60
WOLD=W(I,J)
WTIL=A(I)*W(I,J-1)+B(I)*W(I-1,J)+D(I)*W(I+1,J)+E(I)*W(I,J+1)
+W(I,J)=(1.-OMEGA)*WOLD+OMEGA*WTIL
DW=ABS(W(I,J)-WOLD)
2 IF(DW.GT.DMAX) DMAX=DW
W(I,J)=W(2,J)
W(61,J)=W(60,J)
4 CONTINUE
DU 6 I=1,61
W(I,1)=0.0
RETURN
END
APPENDIX B

TWO DIMENSIONAL ANALYSIS INCLUDING
THE CONTINUITY EQUATIONS

\[ \begin{align*}
\text{PI} &= 3.141592654 \times 10^7 \\
\text{PI} &= \pi \times 10^7 \\
\text{PI} &= \pi \times 10^7 \\
\end{align*} \]
```plaintext
14 JLU=JLU-1
15 IF (JLU.*1 I.E.1) JLU=2
16 V=V+1
17 V=2*JLU+1
18 VU=VJL
19 V=V+(I+1)*J+1
20 W=V(J+1)
21 W=V(J+3)
22 IF (JLU=1) GO TO 74
23 GO TO 51
24 CONTINUE
25 CONTINUE
26 CONTINUE
27 CONTINUE
28 CONTINUE
29 CONTINUE
30 CONTINUE
31 CONTINUE
32 CONTINUE
33 CONTINUE
34 CONTINUE
35 CONTINUE
36 CONTINUE
37 CONTINUE
38 CONTINUE
39 CONTINUE
40 CONTINUE
41 CONTINUE
42 CONTINUE
43 CONTINUE
44 CONTINUE
45 CONTINUE
46 CONTINUE
47 CONTINUE
48 CONTINUE
49 CONTINUE
50 CONTINUE
51 CONTINUE
52 CONTINUE
53 CONTINUE
54 CONTINUE
55 CONTINUE
56 CONTINUE
57 CONTINUE
58 CONTINUE
59 CONTINUE
60 CONTINUE
61 CONTINUE
62 CONTINUE
63 CONTINUE
64 CONTINUE
65 CONTINUE
66 CONTINUE
67 CONTINUE
68 CONTINUE
69 CONTINUE
70 CONTINUE
71 CONTINUE
72 CONTINUE
73 CONTINUE
74 CONTINUE
75 CONTINUE
76 CONTINUE
77 CONTINUE
78 CONTINUE
79 CONTINUE
80 CONTINUE
81 CONTINUE
82 CONTINUE
83 CONTINUE
84 CONTINUE
85 CONTINUE
```

The page contains a FORTRAN program with comments and calculations, likely related to a simulation or numerical method. The text is dense with mathematical expressions and logical conditions, typical of scientific computing or engineering applications. However, the quality of the page image is poor, making some parts of the text difficult to read.
THE NEXT 3 LOOPS CALCULATE THE CARRIER CONCENTRATIONS.

167 1617 (I+J) = 1, L - P * \( \Delta C(1) * U + (1:12 = P(I:J) \times O(I:J))/ 2 * (1U(I:J) * (P(I:J) + O(I:J) + 1)) \)

168 1618 **END**
**C**

**END OF CONCENTRATION LOOP**

**C**

**COMPUTE THE SPACE CHARGE AT THE FIELD POINTS.**

**C**

**ORIGINAL PAGE IS OF POOR QUALITY**
A = ANCL(1)*UL7(J)
B = BNC(N)*UL7(J)
D = DCR(1)*UL7(J)
E = LCR(1)*UL7(J)
F = ANCL(1)*UL7(J)
G = DCR(1)*UL7(J)

I(J) = (2*(I-1)*J+1)*U(I+1,J)+E*(U(I,J)+1)+S(I,I)/C

R(J) = (I+OMEGA)*UOLD+OMEGA*UTIL

U(I,J) = PHI(J) - U(I,J)*PHI(J)
U = (1)*UOLD

C = [S + F] + E

CONTINUE

IF(RLS.GT.1.E10) RES = 1.E10

CONTINUE

IF(RES.GT.1.E10) RES = 1.E10

FORMAT((5A,F10.3)

IF(RES.GT.1.E10) GO TO 104

C = COMPUTE THE CHARGE STORED IN THE SiICON LAYER.

C = COMPUTE THE CURRF.

J = J + 3

C = COMPUTE THE SiICON LAYER.

C = COMPUTE THE CURRF.

C = COMPUTE THE SiICON LAYER.

C = COMPUTE THE SiICON LAYER.

C = COMPUTE THE SiICON LAYER.

C = COMPUTE THE SiICON LAYER.

C = COMPUTE THE SiICON LAYER.

C = COMPUTE THE SiICON LAYER.
134 \( V(1,J) = U(M+3) \)
135 GO TO 1000
517 CONTINUE
536 FORMAT('**ALPHABETIC #** U-FILLED'/)
500 N=1 J=4+1
550 WRITE((5,J)) U(1,J),I=1,17+9
537 CONTINUE
552 WRITE((5,J)) U(1,J),I=1,17+9
538 CONTINUE
542 WRITE((5,J)) U(1,J),I=1,17+9
539 CONTINUE
543 WRITE((5,J)) U(1,J),I=1,17+9
544 IF (N.R=6.E+2) GO TO 136
546 WRITE((5,J)) U(1,J),I=1,17+9
518 CONTINUE
548 WRITE((5,J)) U(1,J),I=1,17+9
526 IF (N.R=6.E+0) GO TO 128
528 IF (N.R=6.E+2) GO TO 132
132 WRITE((5,J)) U(1,J),I=1,17+9
134 WRITE((5,J)) U(1,J),I=1,17+9
136 GO TO 600
END

ORIGINAL PAGE 12
OF YOUR QUALITY
APPENDIX C
TWO DIMENSIONAL ANALYSIS WITH DEPLETION APPROXIMATION

\[
\text{\#1111} = (25*, 11) + (41, 11) + (9*, 56) + UA(19, 7) + c(93, 56)
\]
\[
\text{\#1111} = (26*, 26) + (26, 26) + (26, 26) + (26, 26)
\]
\[
\text{\#1111} = (12, 12) + (12, 12) + (12, 12) + (12, 12)
\]
\[
\text{\#1111} = (42, 42) + (42, 42) + (42, 42) + (42, 42)
\]
\[
\text{\#1111} = (12, 12) + (12, 12) + (12, 12) + (12, 12)
\]
\[
\text{\#1111} = (94, 94) + (94, 94) + (94, 94) + (94, 94)
\]
\[
\text{\#1111} = (61, 61) + (61, 61) + (61, 61) + (61, 61)
\]
\[
\text{\#1111} = (120, 120) + (120, 120) + (120, 120) + (120, 120)
\]
\[
\text{\#1111} = (16, 16)
\]

READ(16) *NR, U, UA

READ(5, 804) QSS1, QSS2

FORMAT(2E10.3)

LWMAX = 1
LMAX = 1
LUMAX = 1
Q = 1.0E-19
QSS1 = 0.5QSS1*U
QSS2 = 0.5QSS2*U
V = 0.0259
TCE = 0.08
TUC = 0.4
T4 = U + 8
T3 = U + 8
T2 = U + 8
T1 = U + 8
TA0 = 2.2F-4
DETA = 1.92
LTAC = 0.32
PA = 3.1416
FP = A * 4.6 * 58E-14
FP5O = 1.7 * 8.54F-14
FP3C = 3.7 * A * 58E-14
FP = A * 8.54E-14

I1 = 0
I2 = 0
I3 = 0
I4 = 0
I5 = 0
I6 = 0
I7 = 0
I8 = 0
I9 = 0
I10 = 0
I11 = 0
I12 = 0

C COMPUTE COEFFICIENTS IN \( y \)-FIELD

\[ y(1) = (11/12)^*(I1)*W1/L1 \]
\[ y(4) = (I1)*W1/L1 \]
\[ y(4) = (I1)*W1/L1 \]
\[ y(4) = (I1)*W1/L1 \]
\[ y(4) = (I1)*W1/L1 \]

69
**Original Page of Poor Quality**
C COMPUTE THE CHARGE STORED IN THE SILICON LAYER.
C
C CALL THE UTILITY.
C
C
C
C CONTINUE

C CALL THE UTILITY.
C
C
C
C CONTINUE

C CONTINUE

C CONTINUE

C CONTINUE